



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	14
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10368dsp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers

Pin Package Data flash Part Number count Application R5F1026AASP#V5, R5F10269ASP#V5, R5F10268ASP#V5, R5F10267ASP#V5, 20 20-pin plastic Mounted < R> pins LSSOP R5F10266ASP#V5 R5F1026AASP#X5, R5F10269ASP#X5, R5F10268ASP#X5, R5F10267ASP#X5, $(4.4 \times 6.5 \text{ mm},$ 0.65 mm pitch) R5F10266ASP#X5 D R5F1026ADSP#V5, R5F10269DSP#V5, R5F10268DSP#V5, R5F10267DSP#V5, R5F10266DSP#V5 R5F1026ADSP#X5, R5F10269DSP#X5, R5F10268DSP#X5, R5F10267DSP#X5, R5F10266DSP#X5 G R5F1026AGSP#V5, R5F10269GSP#V5, R5F10268GSP#V5, R5F10267GSP#V5, R5F10266GSP#V5 R5F1026AGSP#X5, R5F10269GSP#X5, R5F10268GSP#X5, R5F10267GSP#X5, B5F10266GSP#X5 R5F1036AASP#V5, R5F10369ASP#V5, R5F10368ASP#V5, R5F10367ASP#V5, Not mounted R5F10366ASP#V5 R5F1036AASP#X5, R5F10369ASP#X5, R5F10368ASP#X5, R5F10367ASP#X5, R5F10366ASP#X5 D R5F1036ADSP#V5, R5F10369DSP#V5, R5F10368DSP#V5, R5F10367DSP#V5, R5F10366DSP#V5 R5F1036ADSP#X5, R5F10369DSP#X5, R5F10368DSP#X5, R5F10367DSP#X5, R5F10366DSP#X5 24 24-pin plastic Mounted R5F1027AANA#U5, R5F10279ANA#U5, R5F10278ANA#U5, R5F10277ANA#U5 Α <R> **HWQFN** pins R5F1027AANA#W5, R5F10279ANA#W5, R5F10278ANA#W5, $(4 \times 4 \text{ mm}, 0.5)$ R5F10277ANA#W5 mm pitch) D R5F1027ADNA#U5, R5F10279DNA#U5, R5F10278DNA#U5, R5F10277DNA#U5 R5F1027ADNA#W5, R5F10279DNA#W5, R5F10278DNA#W5, R5F10277DNA#W5 G R5F1027AGNA#U5, R5F10279GNA#U5, R5F10278GNA#U5, R5F10277GNA#U5 R5F1027AGNA#W5, R5F10279GNA#W5, R5F10278GNA#W5, R5F10277GNA#W5 Not mounted Α R5F1037AANA#V5, R5F10379ANA#V5, R5F10378ANA#V5, R5F10377ANA#V5 R5F1037AANA#X5, R5F10379ANA#X5, R5F10378ANA#X5, R5F10377ANA#X5 D R5F1037ADNA#V5, R5F10379DNA#V5, R5F10378DNA#V5, R5F10377DNA#V5 R5F1037ADNA#X5, R5F10379DNA#X5, R5F10378DNA#X5, R5F10377DNA#X5 R5F102AAASP#V0, R5F102A9ASP#V0, R5F102A8ASP#V0, R5F102A7ASP#V0 30 30-pin plastic Mounted Α LSSOP R5F102AAASP#X0, R5F102A9ASP#X0, R5F102A8ASP#X0, R5F102A7ASP#X0 pins (7.62 mm D R5F102AADSP#V0, R5F102A9DSP#V0, R5F102A8DSP#V0, R5F102A7DSP#V0 (300), 0.65 mm R5F102AADSP#X0, R5F102A9DSP#X0, R5F102A8DSP#X0, R5F102A7DSP#X0 pitch) G R5F102AAGSP#V0. R5F102A9GSP#V0. R5F102A8GSP#V0. R5F102A7GSP#V0 R5F102AAGSP#X0, R5F102A9GSP#X0, R5F102A8GSP#X0, R5F102A7GSP#X0 R5F103AAASP#V0, R5F103A9ASP#V0, R5F103A8ASP#V0, R5F103A7ASP#V0 Not mounted Α R5F103AAASP#X0, R5F103A9ASP#X0, R5F103A8ASP#X0, R5F103A7ASP#X0 R5F103AADSP#V0. R5F103A9DSP#V0. R5F103A8DSP#V0. R5F103A7DSP#V0 D R5F103AADSP#X0, R5F103A9DSP#X0, R5F103A8DSP#X0, R5F103A7DSP#X0

Note For fields of application, see Figure 1-1 Part Number, Memory Size, and Package of RL78/G12.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3.2 On-chip oscillator characteristics

(1) High-speed on-chip oscillator oscillation frequency of the R5F102 products

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	T _A = -20 to +85 °C	-1.0	+1.0	%
oscillator oscillation	T _A = -40 to -20 °C	-1.5	+1.5	
frequency accuracy	T _A = +85 to +105 °C	-2.0	+2.0	

(2) High-speed on-chip oscillator oscillation frequency of the R5F103 products

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	T _A = -40 to + 85 °C	-5.0	+5.0	%
oscillator oscillation				
frequency accuracy				

1.3.3 Peripheral Functions


The following are differences in peripheral functions between the R5F102 products and the R5F103 products.

RL78/G12		R5F102	2 product	R5F103	product
		20, 24 pin	30 pin product	20, 24 pin	30 pin
		product		product	product
Serial interface	UART	1 channel	3 channels	1 channel	
	CSI	2 channels	3 channels	1 channel	
	Simplified I ² C	2 channels	3 channels	None	
DMA function		2 channels		None	
Safety function	CRC operation	Yes		None	
	RAM guard Yes			None	
	SFR guard	Yes		None	

1.5 Pin Identification

ANI0 to ANI3,		REGC:	Regulator Capacitance
ANI16 to ANI22:	Analog input	RESET:	Reset
AVREFM:	Analog Reference Voltage Minus	RxD0 to RxD2:	Receive Data
AVREFP:	Analog reference voltage plus	SCK00, SCK01, SCK11,	
EXCLK:	External Clock Input	SCK20:	Serial Clock Input/Output
	(Main System Clock)	SCL00, SCL01,	
INTP0 to INTP5	Interrupt Request From Peripheral	SCL11, SCL20, SCLA0:	Serial Clock Input/Output
KR0 to KR9:	Key Return	SDA00, SDA01, SDA11,	
P00 to P03:	Port 0	SDA20, SDAA0:	Serial Data Input/Output
P10 to P17:	Port 1	SI00, SI01, SI11, SI20:	Serial Data Input
P20 to P23:	Port 2	SO00, SO01, SO11,	
P30 to P31:	Port 3	SO20:	Serial Data Output
P40 to P42:	Port 4	TI00 to TI07:	Timer Input
P50, P51:	Port 5	TO00 to TO07:	Timer Output
P60, P61:	Port 6	TOOL0:	Data Input/Output for Tool
P120 to P122, P125:	Port 12	TOOLRxD, TOOLTxD:	Data Input/Output for External
P137:	Port 13		Device
P147:	Port 14	TxD0 to TxD2:	Transmit Data
PCLBUZ0, PCLBUZ1:	Programmable Clock Output/	VDD:	Power supply
	Buzzer Output	Vss:	Ground
		X1, X2:	Crystal Oscillator (Main System Clock)

1.6.2 24-pin products



Note Provided only in the R5F102 products.

2.2 Oscillator Characteristics

2.2.1 X1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator /	$2.7~V \leq V_{DD} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal oscillator	1.8 V ≤ V _{DD} < 2.7 V	1.0		8.0	

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator, refer to 5.4 System Clock Oscillator.

2.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		24	MHz
High-speed on-chip oscillator		R5F102 products	$T_A = -20 \text{ to } +85^{\circ}\text{C}$	-1.0		+1.0	%
clock frequency accuracy			$T_A = -40 \text{ to } -20^{\circ}\text{C}$	-1.5		+1.5	%
		R5F103 products		-5.0		+5.0	%
Low-speed on-chip oscillator clock frequency	fıL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

(3) Peripheral functions (Common to all products)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed onchip oscillator operating current	FIL Note 1				0.20		μΑ
12-bit interval timer operating current	ÎTMKA Notes 1, 2, 3				0.02		μΑ
Watchdog timer operating current	WDT Notes 1, 2, 4	fıL = 15 kHz			0.22		μΑ
A/D converter	IADC Notes 1, 5	When conversion at	Normal mode, AVREFP = VDD = 5.0 V		1.30	1.70	mA
operating current		maximum speed	Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V		0.50	0.70	mA
A/D converter reference voltage operating current	ADREF Note 1				75.0		μΑ
Temperature sensor operating current	ITMPS Note 1				75.0		μА
LVD operating current	ILVD Notes 1, 6				0.08		μΑ
Self- programming operating current	FSP Notes 1, 8				2.00	12.20	mA
BGO operating current	IBGO Notes 1, 7				2.00	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 9		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.20	1.44	mA
		CSI/UART operation			0.70	0.84	mA

Notes 1. Current flowing to the VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and IFIL and ITMKA when the 12-bit interval timer operates.
- 4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
- **5.** Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- **6.** Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
- 7. Current flowing only during data flash rewrite.
- 8. Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 17.3.3 SNOOZE mode.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

2. Temperature condition of the TYP. value is $T_A = 25$ °C

(2) During communication at same potential (CSI mode) (master mode, SCK00... internal clock output, corresponding CSI00 only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-spo	,	LS (low-sp	,	Unit
			MIN.	MAX.	MIN.	MAX.	
SCK00 cycle time	tkCY1	tkcy1 ≥ 2/fclk	83.3		250		ns
SCK00 high-/low-	t кн1,	$4.0~V \leq V_{DD} \leq 5.5~V$	tkcy1/2-7		tkcy1/2-50		ns
level width	t _{KL1}	$2.7~V \leq V_{DD} \leq 5.5~V$	tkcy1/2-10		tkcy1/2-50		ns
SI00 setup time	tsıĸı	$4.0~V \leq V_{DD} \leq 5.5~V$	23		110		ns
(to SCK00↑) Note 1		$2.7~V \leq V_{DD} \leq 5.5~V$	33		110		ns
SI00 hold time (from SCK00↑) Note2	tksi1		10		10		ns
Delay time from SCK00↓ to SO00 output Note 3	tkso1	C = 20 pF Note 4		10		10	ns

- **Notes 1.** When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The SI00 setup time becomes "to $SCK00\downarrow$ " when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
 - 2. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The SI00 hold time becomes "from SCK00↓" when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
 - 3. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The delay time to SO00 output becomes "from SCK00 \uparrow " when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
 - 4. C is the load capacitance of the SCK00 and SO00 output lines.

Caution Select the normal input buffer for the SI00 pin and the normal output mode for the SO00 and SCK00 pins by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).


Remarks 1. This specification is valid only when CSI00's peripheral I/O redirect function is not used.

 fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)


- Notes 1. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1
 - **2.** When DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
- Caution Select the TTL input buffer for the SI00 pin and the N-ch open drain output (VDD tolerance) mode for the SO00 pin and SCK00 pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).

 For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** Rb [Ω]:Communication line (SCK00, SO00) pull-up resistance, Cb [F]: Communication line (SCK00, SO00) load capacitance, Vb [V]: Communication line voltage
 - fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** Rb $[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, Cb [F]: Communication line (SDAr, SCLr) load capacitance, Vb [V]: Communication line voltage
 - **2.** r: IIC Number (r = 00, 20)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
 - m: Unit number (m = 0,1), n: Channel number (n = 0)
 - **4.** Simplified I²C mode is supported only by the R5F102 products.

(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{SS} (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ Reference voltage (+)} = V_{DD}, \text{ Reference voltage (-)} = V_{SS})$

Parameter	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	10-bit resolution		1.2	±7.0	LSB
					1.2	± 10.5 Note 3	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANIO to ANI3,	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
		ANI16 to ANI22	$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
				57		95	μS
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		voltage, and temperature	$2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	3.5625		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution				±0.60	%FSR
						±0.85	%FSR
Full-scale errorNotes 1, 2	EFS	10-bit resolution				±0.60	%FSR
						±0.85	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution				±4.0	LSB
						±6.5 Note 3	LSB
Differential linearity error Note 1	DLE	10-bit resolution				±2.0	LSB
						±2.5 Note 3	LSB
Analog input voltage	VAIN	ANI0 to ANI3, ANI16 to ANI2	2	0		V _{DD}	٧
		Internal reference voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)			VBGR Note 4		V
		Temperature sensor output v (2.4 V \leq VDD \leq 5.5 V, HS (high	•		VTMPS25 Note 4	1	V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 4. Refer to 28.6.2 Temperature sensor/internal reference voltage characteristics.

3.1 Absolute Maximum Ratings

Absolute Maximum Ratings (TA = 25°C)

Parameter	Symbols		Conditions	Ratings	Unit
Supply Voltage	V _{DD}			-0.5 to + 6.5	V
REGC terminal input voltage Note1	Virego	REGC		-0.3 to +2.8 and -0.3 to V _{DD} + 0.3 _{Note 2}	V
Input Voltage	VII	Other than P60, F	² 61	-0.3 to V _{DD} + 0.3 ^{Note 3}	V
	Vı2	P60, P61 (N-ch o	pen drain)	-0.3 to 6.5	V
Output Voltage	Vo			-0.3 to V _{DD} + 0.3 ^{Note 3}	V
Analog input voltage	Val	20, 24-pin produc	ts: ANI0 to ANI3, ANI16 to ANI22	-0.3 to V _{DD} + 0.3	V
		30-pin products: A	ANIO to ANI3, ANI16 to ANI19	and -0.3 to AVREF(+)+0.3 Notes 3, 4	
Output current, high	І он1	Per pin	Other than P20 to P23	-40	mA
		Total of all pins	All the terminals other than P20 to P23	-170	mA
			20-, 24-pin products: P40 to P42	-70	mA
			30-pin products: P00, P01, P40, P120		
			20-, 24-pin products: P00 to P03 ^{Note 5} , P10 to P14 30-pin products: P10 to P17, P30, P31, P50, P51, P147	-100	mA
	10н2	Per pin	P20 to P23	-0.5	mA
		Total of all pins		-2	mA
Output current, low	lo _{L1}	Per pin	Other than P20 to P23	40	mA
		Total of all pins	All the terminals other than P20 to P23	170	mA
			20-, 24-pin products: P40 to P42 30-pin products: P00, P01, P40, P120	70	mA
			20-, 24-pin products: P00 to P03 Note 5, P10 to P14, P60, P61 30-pin products: P10 to P17, P30, P31, P50, P51, P60, P61, P147	100	mA
	I _{OL2}	Per pin	P20 to P23	1	mA
		Total of all pins		5	mA
Operating ambient temperature	Та			-40 to +105	°C
Storage temperature	T _{stg}			-65 to +150	°C

Notes 1. 30-pin product only.

- 2. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value determines the absolute maximum rating of the REGC pin. Do not use it with voltage applied.
- 3. Must be 6.5 V or lower.
- **4.** Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
- 5. 24-pin products only.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- **2.** AV_{REF}(+): + side reference voltage of the A/D converter.
- 3. Vss : Reference voltage



3.2 Oscillator Characteristics

3.2.1 X1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator /	$2.7~V \leq V_{DD} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal oscillator	2.4 V ≤ V _{DD} < 2.7 V	1.0		8.0	

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator, refer to **5.4 System Clock Oscillator**.

3.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

Oscillators	Parameters	Conc	litions	MIN.	TYP.	MAX.	Unit
Oscillators	i arameters	Conc	inions	IVIIIN.	TIF.	IVIAA.	Oill
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		24	MHz
High-speed on-chip oscillator		R5F102 products	$T_A = -20 \text{ to } +85^{\circ}\text{C}$	-1.0		+1.0	%
clock frequency accuracy			T _A = -40 to -20°C	-1.5		+1.5	%
			T _A = +85 to +105°C	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fiL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

3.3 DC Characteristics

3.3.1 Pin characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

(1/4)

Parameter	Symbol Condit			MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42			-3.0 Note 2	mA	
		30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147					
		20-, 24-pin products:	$4.0~V \leq V_{DD} \leq 5.5~V$			-9.0	mA
		Total of P40 to P42	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$			-6.0	mA
		30-pin products: Total of P00, P01, P40, P120 (When duty ≤ 70% Note 3)	2.4 V ≤ V _{DD} < 2.7 V			-4.5	mA
		20-, 24-pin products:	$4.0~V \leq V_{DD} \leq 5.5~V$			-27.0	mA
		Total of P00 to P03 ^{Note 4} , P10 to P14	$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			-18.0	mA
		30-pin products: Total of P10 to P17, P30, P31, P50, P51, P147 (When duty ≤ 70% Note 3)	2.4 V ≤ V _{DD} < 2.7 V			-10.0	mA
		Total of all pins (When duty ≤ 70% Note 3)				-36.0	mA
	І он2	Per pin for P20 to P23				-0.1	mA
		Total of all pins				-0.4	mA

- **Notes 1**. value of current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin.
 - 2. However, do not exceed the total current value.
 - 3. The output current value under conditions where the duty factor ≤ 70%.
 If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).
 - Total output current of pins = $(loh \times 0.7)/(n \times 0.01)$
 - <Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. 24-pin products only.

Caution P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(3/4)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	Normal input buffer		0.8V _{DD}		V _{DD}	٧
		20-, 24-pin products: P00 to P03 ^{Note 2} , P10 to P14, P40 to P42					
		30-pin products: P00, P01, P1 P40, P50, P51, P120, P147	0 to P17, P30, P31,				
	V _{IH2}	TTL input buffer	$4.0~V \leq V_{DD} \leq 5.5~V$	2.2		V _{DD}	V
		20-, 24-pin products: P10, P11	$3.3~V \leq V_{DD} < 4.0~V$	2.0		V _{DD}	٧
		30-pin products: P01, P10, P11, P13 to P17	$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.3~\textrm{V}$	1.5		V _{DD}	V
	V _{IH3}	Normal input buffer P20 to P23	·			V _{DD}	V
	V _{IH4}	P60, P61		0.7V _{DD}		6.0	٧
	V _{IH5}	P121, P122, P125 ^{Note 1} , P137, EXCLK, RESET		0.8V _{DD}		V _{DD}	٧
Input voltage, low	V _{IL1}	Normal input buffer 20-, 24-pin products: P00 to P03 ^{Note 2} , P10 to P14, P40 to P42 30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147		0		0.2V _{DD}	٧
	V _{IL2}	TTL input buffer	$4.0~V \leq V_{DD} \leq 5.5~V$	0		0.8	٧
		20-, 24-pin products: P10, P11	$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	0		0.5	٧
		30-pin products: P01, P10, P11, P13 to P17	2.4 V ≤ V _{DD} < 3.3 V	0		0.32	V
	V _{IL3}	P20 to P23		0		0.3V _{DD}	٧
	V _{IL4}	P60, P61		0		0.3V _{DD}	٧
	V _{IL5}	P121, P122, P125 ^{Note 1} , P137, I	EXCLK, RESET	0		0.2V _{DD}	٧
Output voltage, high	V он1	20-, 24-pin products: P00 to P03 ^{Note 2} , P10 to P14,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ Iон1 = -3.0 mA	V _{DD} -0.7			V
		P40 to P42 30-pin products:	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -2.0 \text{ mA}$	V _{DD} -0.6			V
		P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -1.5 \text{ mA}$	V _{DD} -0.5			V
	V _{OH2}	P20 to P23	Iон₂ = −100 μA	V _{DD} -0.5			V

Notes 1. 20, 24-pin products only.


2. 24-pin products only.

Caution The maximum value of V_{IH} of pins P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products is V_{DD} even in N-ch open-drain mode. High level is not output in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.5 Peripheral Functions Characteristics

AC Timing Test Point



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

	1	1	,	ı		
Parameter	Symbol		Conditions	HS (high-spee	Unit	
				MIN.	MAX.	
Transfer rate					fмск/12	bps
Note 1			Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK}^{Note2}$		2.0	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.


2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V \leq VDD \leq 5.5 V)


16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)


 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed	Unit	
				MIN.	MAX.	
SCKp cycle time Note4	tkCY2	$4.0~V \leq V_{DD} \leq 5.5~V$	20 MHz < fmck	16/fмск		ns
			fмcк ≤ 20 MHz	12/fмск		ns
		$2.7~V \leq V_{DD} \leq 5.5~V$	16 MHz < fмск	16/fмск		ns
			fмcк ≤ 16 MHz	12/fмск		ns
		2.4 V ≤ V _{DD} ≤ 5.5 V		12/fмск		ns
				and 1000		
SCKp high-/low-level width	tĸH2,	$4.0~V \leq V_{DD} \leq 5.5~V$		tксү2/2-14		ns
	t _{KL2}	$2.7~V \leq V_{DD} \leq 5.5~V$		tксү2/2–16		ns
		$2.4~V \leq V_{DD} \leq 5.5~V$		tксү2/2-36		ns
SIp setup time (to SCKp↑)	tsik2	$2.7~V \leq V_{DD} \leq 5.5~V$		1/fмск + 40		ns
Note 1		$2.4~V \leq V_{DD} \leq 5.5~V$		1/fмск + 60		ns
Slp hold time (from SCKp [↑]) Note 2	t _{KSI2}			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 3	tkso2	C = 30 pF Note4	$2.7~V \leq V_{DD} \leq 5.5~V$		2/fмск + 66	ns
			$2.4~V \leq V_{DD} \leq 5.5~V$		2/fмcк + 113	ns


- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp \uparrow " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the SIp and SCKp pins and the normal output mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).


CSI mode connection diagram (during communication at same potential)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0,1), n: Channel number (n = 0, 1, 3))

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM (ADREFM = 1), target pin: ANI0, ANI2, ANI3, and ANI16 to ANI22

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM Note 4 = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		bit
Conversion time	tconv	8-bit resolution	17		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	8-bit resolution			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution			±1.0	LSB
Analog input voltage	VAIN		0		VBGR Note 3	V

- **Notes 1.** Excludes quantization error ($\pm 1/2$ LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - 3. Refer to 29.6.2 Temperature sensor/internal reference voltage characteristics.
 - 4. When reference voltage (-) = Vss, the MAX. values are as follows.
 Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AV_{REFM}.
 Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AV_{REFM}.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

R01DS0193EJ0210 Rev.2.10 Mar 25, 2016



		Description			
Rev.	Date	Page	Summary		
2.00	Sep 06, 2013	55	Modification of description and Notes 3 and 4 in 2.6.1 (3)		
		56	Modification of description and Notes 3 and 4 in 2.6.1 (4)		
		57	Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics		
		57	Modification of table and Note in 2.6.3 POR circuit characteristics		
		58	Modification of table in 2.6.4 LVD circuit characteristics		
		59	Modification of table of LVD detection voltage of interrupt & reset mode		
		59	Modification of number and title to 2.6.5 Power supply voltage rising slope characteristics		
		61	Modification of table, figure, and Remark in 2.10 Timing of Entry to Flash Memory		
			Programming Modes		
		62 to 103	Addition of products of industrial applications (G: Ta = -40 to +105°C)		
		104 to 106	Addition of products of industrial applications (G: $TA = -40 \text{ to } +105^{\circ}\text{C}$)		
2.10	Mar 25, 2016	6	Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/G12		
		7	Modification of Table 1-1 List of Ordering Part Numbers		
		8	Addition of product name (RL78/G12) and description (Top View) in 1.4.1 20-pin products		
		9	Addition of product name (RL78/G12) and description (Top View) in 1.4.2 24-pin products		
		10	Addition of product name (RL78/G12) and description (Top View) in 1.4.3 30-pin products		
		15	Modification of description in 1.7 Outline of Functions		
		16	Modification of description, and addition of target products		
		52	Modification of note 2 in 2.5.2 Serial interface IICA		
		60	Modification of title and note, and addition of caution in 2.7 RAM Data Retention Characteristics		
		60	Modification of conditions in 2.8 Flash Memory Programming Characteristics		
		62	Modification of description, and addition of target products and remark		
		94	Modification of note 2 in 3.5.2 Serial interface IICA		
		102	Modification of title and note in 3.7 RAM Data Retention Characteristics		
		102	Modification of conditions in 3.8 Flash Memory Programming Characteristics		
		104 to 106	Addition of package name		

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- nt may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited ntury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

t 1601-1611, 16/F., Tower 2, Grand Cen : +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141