

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
/oltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10377ana-u0

RL78/G12 1. OUTLINE

# 1.3.2 On-chip oscillator characteristics

(1) High-speed on-chip oscillator oscillation frequency of the R5F102 products

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	T <sub>A</sub> = -20 to +85 °C	-1.0	+1.0	%
oscillator oscillation	T <sub>A</sub> = -40 to -20 °C	-1.5	+1.5	
frequency accuracy	T <sub>A</sub> = +85 to +105 °C	-2.0	+2.0	

(2) High-speed on-chip oscillator oscillation frequency of the R5F103 products

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	$T_A = -40 \text{ to} + 85  ^{\circ}\text{C}$	-5.0	+5.0	%
oscillator oscillation				
frequency accuracy				

# 1.3.3 Peripheral Functions

The following are differences in peripheral functions between the R5F102 products and the R5F103 products.

		R5F102	2 product	R5F103	product	
RL78/G12		20, 24 pin	30 pin product	20, 24 pin	30 pin	
	product		product	product		
Serial interface	UART	1 channel	3 channels	1 channel		
	CSI	2 channels	3 channels	1 channel		
	Simplified I <sup>2</sup> C	2 channels	3 channels	None		
DMA function		2 channels		None		
Safety function	CRC operation	Yes		None		
	RAM guard	Yes		None		
	SFR guard	Yes		None		

 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le VDD \le 5.5 \text{ V}, Vss = 0 \text{ V})$ 

(3/4)

•		, ,					
Parameter	Symbol	Condition	s	MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	Normal input buffer		0.8V <sub>DD</sub>		V <sub>DD</sub>	٧
		20-, 24-pin products: P00 to P0 P40 to P42	03 <sup>Note 2</sup> , P10 to P14,				
		30-pin products: P00, P01, P1 P40, P50, P51, P120, P147					
	V <sub>IH2</sub>	TTL input buffer	$4.0~V \leq V_{DD} \leq 5.5~V$	2.2		V <sub>DD</sub>	٧
		20-, 24-pin products: P10, P11	$3.3~V \leq V_{DD} < 4.0~V$	2.0		V <sub>DD</sub>	٧
		30-pin products: P01, P10, P11, P13 to P17	1.8 V ≤ V <sub>DD</sub> < 3.3 V	1.5		V <sub>DD</sub>	<b>V</b>
	VIH3	P20 to P23		0.7V <sub>DD</sub>		V <sub>DD</sub>	٧
	V <sub>IH4</sub>	P60, P61		0.7V <sub>DD</sub>		6.0	٧
	V <sub>IH5</sub>	P121, P122, P125 <sup>Note 1</sup> , P137, I	0.8V <sub>DD</sub>		V <sub>DD</sub>	٧	
Input voltage, low	VIL1	Normal input buffer		0		0.2V <sub>DD</sub>	٧
		20-, 24-pin products: P00 to P03 <sup>Note 2</sup> , P10 to P14, P40 to P42					
		30-pin products: P00, P01, P10 P40, P50, P51, P120, P147					
	V <sub>IL2</sub>	TTL input buffer	$4.0~V \leq V_{DD} \leq 5.5~V$	0		0.8	>
		20-, 24-pin products: P10, P11	$3.3~V \leq V_{DD} < 4.0~V$	0		0.5	٧
		30-pin products: P01, P10, P11, P13 to P17	$1.8~V \le V_{DD} < 3.3~V$	0		0.32	V
	V <sub>IL3</sub>	P20 to P23		0		0.3V <sub>DD</sub>	٧
	V <sub>IL4</sub>	P60, P61		0		0.3V <sub>DD</sub>	٧
	V <sub>IL5</sub>	P121, P122, P125 <sup>Note 1</sup> , P137, I	EXCLK, RESET	0		0.2V <sub>DD</sub>	٧
Output voltage, high	V <sub>OH1</sub>	20-, 24-pin products: P00 to P03 <sup>Note 2</sup> , P10 to P14,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -10.0 \text{ mA}$	V <sub>DD</sub> -1.5			V
		P40 to P42 30-pin products:	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -3.0 \text{ mA}$	V <sub>DD</sub> -0.7			V
		P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120,	$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OH1} = -2.0~mA$	V <sub>DD</sub> -0.6			V
		P147	$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -1.5 \text{ mA}$	V <sub>DD</sub> -0.5			V
	V <sub>OH2</sub>	P20 to P23	Іон2 = -100 μΑ	V <sub>DD</sub> -0.5			V

Notes 1. 20, 24-pin products only.

2. 24-pin products only.

Caution The maximum value of V<sub>IH</sub> of pins P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products is V<sub>DD</sub> even in N-ch open-drain mode. High level is not output in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



## 2.3.2 Supply current characteristics

## (1) 20-, 24-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD1</sub>	Operating	HS(High-speed	f⊩ = 24 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		1.5		mA
current <sup>Note 1</sup>		mode	main) mode Note 4		operation	V <sub>DD</sub> = 3.0 V		1.5		
					l anaration -	V <sub>DD</sub> = 5.0 V		3.3	5.0	mA
						V <sub>DD</sub> = 3.0 V		3.3	5.0	
				f⊩ = 16 MHz <sup>Note 3</sup>		V <sub>DD</sub> = 5.0 V		2.5	3.7	mA
						V <sub>DD</sub> = 3.0 V		2.5	3.7	
			LS(Low-speed	f⊩ = 8 MHz <sup>Note 3</sup>	NHz <sup>Note 3</sup>	V <sub>DD</sub> = 3.0 V		1.2	1.8	mA
		main) mode <sup>Note 4</sup>			V <sub>DD</sub> = 2.0 V		1.2	1.8		
		, , ,	$f_{MX}=20~MHz^{\text{Note 2}},$		Square wave input		2.8	4.4	mA	
			,	$V_{DD} = 5.0 \text{ V}$		Resonator connection		3.0	4.6	
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 3.0 \text{ V}$ $f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$		Square wave input		2.8	4.4	mA
					/ <sub>DD</sub> = 3.0 V	Resonator connection		3.0	4.6	
						Square wave input		1.8	2.6	mA
				$V_{DD} = 5.0 \text{ V}$		Resonator connection		1.8	2.6	
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$		Square wave input		1.8	2.6	mA
				$V_{DD} = 3.0 \text{ V}$		Resonator connection		1.8	2.6	
			LS(Low-speed	f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> ,		Square wave input		1.1	1.7	mA
	main) mode Note 4			Resonator connection		1.1	1.7			
	f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> ,		Square wave input		1.1	1.7	mA			
				$V_{DD} = 2.0 \text{ V}$		Resonator connection		1.1	1.7	

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator clock is stopped.
  - 3. When high-speed system clock is stopped
  - **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode:  $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 24 \text{ MHz}$ 

 $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 16 \text{ MHz}$ 

LS(Low speed main) mode:  $V_{DD} = 1.8 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 8 \text{ MHz}$ 

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fil: high-speed on-chip oscillator clock frequency
  - **3.** Temperature condition of the TYP. value is  $T_A = 25$ °C.

#### (2) 30-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$ 

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit	
Supply	IDD2 Note 2	HALT	HS (High-speed	fin = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		440	1280	μА	
current Note 1		mode	main) mode Note 6		V <sub>DD</sub> = 3.0 V		440	1280		
				fin = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		400	1000	μА	
					V <sub>DD</sub> = 3.0 V		400	1000		
			LS (Low-speed	fin = 8 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		260	530	μA	
			main) mode Note 6		V <sub>DD</sub> = 2.0 V		260	530		
			, • .	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		280	1000	μА	
		main) mode <sup>Note 6</sup>	$V_{DD} = 5.0 \text{ V}$	Resonator connection		450	1170			
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 3.0 \text{ V}$	Square wave input		280	1000	μA	
					Resonator connection		450	1170		
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 5.0 \text{ V}$	Square wave input		190	600	μА	
					Resonator connection		260	670		
					$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		190	600	μΑ
				V <sub>DD</sub> = 3.0 V	Resonator connection		260	670		
			LS (Low-speed	fmx = 8 MHz <sup>Note 3</sup> ,	Square wave input		95	330	μΑ	
			main) mode Note 6	V <sub>DD</sub> = 3.0 V	Resonator connection		145	380		
				fmx = 8 MHz <sup>Note 3</sup>	Square wave input		95	330	μΑ	
				V <sub>DD</sub> = 2.0 V	Resonator connection		145	380		
	IDD3 <sup>Note 5</sup>	STOP	$T_A = -40^{\circ}C$				0.18	0.50	μА	
		mode	T <sub>A</sub> = +25°C				0.23	0.50		
			T <sub>A</sub> = +50°C				0.30	1.10		
		-	$T_A = +70$ °C			0.46	1.90			
			T <sub>A</sub> = +85°C				0.75	3.30		

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator clock is stopped.
  - 4. When high-speed system clock is stopped.
  - 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
  - **6.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.


HS (High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz

 $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 16 \text{ MHz}$ 


LS (Low speed main) mode: VDD = 1.8 V to 5.5 V @1 MHz to 8 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: high-speed on-chip oscillator clock frequency
  - 3. Except STOP mode, temperature condition of the TYP. value is  $T_A = 25$ °C.


## **AC Timing Test Point**




## **External Main System Clock Timing**




## **TI/TO Timing**




## **Interrupt Request Input Timing**



## **Key Interrupt Input Timing**



## **RESET Input Timing**



### (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol		Conditions	,	nigh-speed in) Mode		ow-speed n) Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
Transfer rate Note4		Reception	$\begin{aligned} 4.0 \ V &\leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_{b} \leq 4.0 \ V \end{aligned}$		fMCK/6 Note1		fMCK/6 Note1	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$		4.0		1.3	Mbps
			$\begin{split} 2.7 \ V &\leq V_{DD} < 4.0 \ V, \\ 2.3 \ V &\leq V_{b} \leq 2.7 \ V \end{split}$		fмск/6 Note1		fmck/6 Note1	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note3}$		4.0		1.3	Mbps	
		$\begin{aligned} 1.8 \ V &\leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{\text{b}} \leq 2.0 \ V \end{aligned}$		fMCK/6 Notes1, 2		fMCK/6 Notes1, 2	bps	
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note3}$		4.0		1.3	Mbps
		Transmission	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$		Note4		Note4	bps
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$		2.8 Note5		2.8 Note5	Mbps
			$\begin{aligned} 2.7 \ V &\leq V_{DD} < 4.0 \ V, \\ 2.3 \ V &\leq V_{b} \leq 2.7 \ V, \end{aligned}$		Note6		Note6	bps
		Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$		1.2 Note7		1.2 Note7	Mbps	
			$1.8 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		Notes 2, 8		Notes 2, 8	bps
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$		0.43 Note9		0.43 Note9	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. Use it with  $V_{DD} \ge V_b$ .
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)

16 MHz (2.4 V 
$$\leq$$
 V<sub>DD</sub>  $\leq$  5.5 V)

LS (low-speed main) mode:  $8 \text{ MHz} (1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V})$ 

**4.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V and 2.7 V  $\leq$  V<sub>b</sub>  $\leq$  4.0 V

$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\left\{-C_b \times R_b \times \text{ln } (1-\frac{2.2}{V_b})\right\} \times 3} \quad \text{[bps]}$$

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-\text{Cb} \times \text{Rb} \times \text{ln } (1 - \frac{2.2}{\text{Vb}})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

<sup>\*</sup> This value is the theoretical value of the relative difference between the transmission and reception sides.

# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		h-speed Mode	LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp <sup>↑</sup> ) Note 1	tsıĸı	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$	81		479		ns
		$ 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, $ $ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $	177		479		ns
Obs. ho. I de l'ons		$ \begin{cases} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \\ C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{cases} $	479		479		ns
SIp hold time (from SCKp↑) Note 1	tksi1	$ 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, $ $ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega $	19		19		ns
		$ 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, $ $ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $	19		19		ns
		$\begin{split} 1.8 \ V & \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ C_b & = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	19		19		ns
Delay time from SCKp↓ to	tkso1	$ 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, $ $ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega $		100		100	ns
SOp output Note 1		$2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V,$ $C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega$		195		195	ns
		$ \begin{aligned} &1.8 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ &C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{aligned} $		483		483	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. Use it with  $V_{DD} \ge V_b$ .

(Cautions and Remarks are listed on the next page.)




# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 


Parameter	Symbol	Conditions	, ,	HS (high-speed main) Mode		LS (low-speed main) Mode	
			MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) Note 1	tsıĸı	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $	44		110		ns
		$ 2.7 \; V \leq V_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $	44		110		ns
SIn hold time		$ \begin{aligned} &1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \\ &C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{aligned} $	110		110		ns
SIp hold time (from SCKp↓) Note 1	tksıı	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $	19		19		ns
		$ 2.7 \; V \leq V_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $	19		19		ns
		$\begin{split} 1.8 \ V & \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ C_b & = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	19		19		ns
Delay time from SCKp↑ to	tkso1	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $		25		25	ns
SOp output Note 1		$ 2.7 \; V \leq V_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $		25		25	ns
		$\begin{split} 1.8 \ V & \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ C_b & = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		25		25	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. Use it with  $V_{DD} \ge V_b$ .
- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R<sub>b</sub> [ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - 2. p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)


### CSI mode connection diagram (during communication at different potential)



# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$ 

Parameter	Symbol	Co	onditions	HS (high-spe		LS (low-spe	•	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	tkcy2	$4.0~V \leq V_{DD} \leq 5.5~V,$	20 MHz < fмcк ≤ 24 MHz	12/fмск		-		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмcк ≤ 20 MHz	10/fмск		=		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/fмск		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	16/fмск		_		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмcк ≤ 20 MHz	14/fмск		=		ns
			8 MHz < fмск ≤ 16 MHz	12/fмск		_		ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/fмск		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		ns
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	36/fмск		_		ns
		$1.6~V \leq V_b \leq 2.0~V$	16 MHz < fмcк ≤ 20 MHz	32/fмск		=		ns
		Note 2	8 MHz < fмск ≤ 16 MHz	26/fмск		_		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		16/fмск		ns
			fмcк ≤ 4 MHz	10/fмск		10/fмск		ns
SCKp high-/low-level	tĸн2,	$4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V$		tkcy2/2 - 12		tkcy2/2 - 50		ns
width	t <sub>KL2</sub>	$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	$2.3~V \leq V_b \leq 2.7~V$	tkcy2/2 - 18		tkcy2/2 - 50		ns
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	$1.6~V \leq V_b \leq 2.0~V^{\text{Note 2}}$	tkcy2/2 - 50		tkcy2/2 - 50		ns
SIp setup time	tsik2	$4.0~V \leq V_{DD} \leq 5.5~V,$	$2.7~V \leq V_{DD} \leq 4.0~V$	1/fmck + 20		1/fмск + 30		ns
(to SCKp↑) Note 3		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	$2.3~V \leq V_b \leq 2.7~V$	1/fmck + 20		1/fмск + 30		ns
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	$1.6~V \leq V_{DD} \leq 2.0~V^{\text{ Note 2}}$	1/fmck + 30		1/fмск + 30		ns
SIp hold time (from SCKp <sup>↑</sup> ) Note 4	tksi2			1/fмск + 31		1/fмск + 31		ns
Delay time from	tkso2	$4.0~V \leq V_{DD} \leq 5.5~V,$	$2.7 \text{ V} \le V_b \le 4.0 \text{ V},$		2/fмск +		2/fмск +	ns
SCKp↓ to SOp		C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4	kΩ		120		573	
output Note 5		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	$2.3 \text{ V} \le V_b \le 2.7 \text{ V},$		2/fмск +		2/fмск +	ns
		C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7	kΩ		214		573	
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	$1.6 \text{ V} \le V_b \le 2.0 \text{ V}^{\text{Note 2}},$		2/fмск +		2/fмск +	ns
	1	C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5	kΩ		573		573	

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


- 2. Use it with  $V_{DD} \ge V_b$ .
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **5.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).


For VIH and VIL, see the DC characteristics with TTL input buffer selected.

2. CSI01 and CSI11 cannot communicate at different potential.

## Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** Rb  $[\Omega]$ : Communication line (SDAr, SCLr) pull-up resistance, Cb [F]: Communication line (SDAr, SCLr) load capacitance, Vb [V]: Communication line voltage
  - **2.** r: IIC Number (r = 00, 20)
  - fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
    - m: Unit number (m = 0,1), n: Channel number (n = 0)
  - 4. Simplified I<sup>2</sup>C mode is supported only by the R5F102 products.

#### 2.5.2 Serial interface IICA

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	HS	(high-spee	ed main) n	node	Unit	
			LS	LS (low-speed main) mode				
			Standa	rd Mode	Fast Mode			
			MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	fscL	Fast mode: fclk≥ 3.5 MHz			0	400	kHz	
		Normal mode: fclk≥ 1 MHz	0	100			kHz	
Setup time of restart condition	tsu:sta		4.7		0.6		μS	
Hold time <sup>Note 1</sup>	thd:sta		4.0		0.6		μS	
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		μS	
Hold time when SCLA0 = "H"	thigh		4.0		0.6		μS	
Data setup time (reception)	tsu:dat		250		100		ns	
Data hold time (transmission) <sup>Note 2</sup>	thd:dat		0	3.45	0	0.9	μS	
Setup time of stop condition	tsu:sto		4.0		0.6		μS	
Bus-free time	<b>t</b> BUF		4.7		1.3		μS	

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution Only in the 30-pin products, the values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VoH1, VoL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Normal mode:  $C_b$  = 400 pF, Rb = 2.7 k $\Omega$  Fast mode:  $C_b$  = 320 pF, Rb = 1.1 k $\Omega$ 

### IICA serial transfer timing



<R>



## 2.6.2 Temperature sensor/internal reference voltage characteristics

(T<sub>A</sub> = -40 to +85°C, 2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, V<sub>SS</sub> = 0 V, HS (high-speed main) mode


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V <sub>TMPS25</sub>	Setting ADS register = 80H, TA = +25°C		1.05		٧
Internal reference voltage	V <sub>BGR</sub>	Setting ADS register = 81H	1.38	1.45	1.50	V
Temperature coefficient	FVTMPS	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μS

## 2.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$ 

<u>,                                      </u>						
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Vpor	Power supply rise time	1.47	1.51	1.55	٧
	V <sub>PDR</sub>	Power supply fall time	1.46	1.50	1.54	٧
Minimum pulse width Note	T <sub>PW</sub>		300			μs

Note Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>. This is also the minimum time required for a POR reset from when V<sub>DD</sub> exceeds below 0.7 V to when V<sub>DD</sub> exceeds V<sub>PDR</sub> while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).




## <R> 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$ 

,						
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V <sub>DDDR</sub>		1.46 Note		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



## 2.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

$\frac{114 = -40 \cdot 10 + 00 \cdot 0}{11}$	$(1A = -40 \text{ to } +65 \text{ C}, 1.6 \text{ V} \le \text{VDB} \le 5.5 \text{ V}, \text{ VSS} = 0 \text{ V})$							
<r> Parameter</r>		Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
System clock frequency	1	fclk		1		24	MHz	
Code flash memory rewrita	able times	Cerwr	Retained for 20 years	1,000			Times	
Notes 1, 2, 3			T <sub>A</sub> = 85°C					
Data flash memory rewrita	ble times		Retained for 1 year		1,000,000			
Notes 1, 2, 3			T <sub>A</sub> = 25°C					
			Retained for 5 years	100,000				
			$T_A = 85^{\circ}C$					
			Retained for 20 years	10,000				
			T <sub>A</sub> = 85°C					

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite
  - 2. When using flash memory programmer and Renesas Electronics self programming library
  - **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

#### (2) 30-pin products

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(1/2)


Parameter	Symbol		Conditions					TYP.	MAX.	Unit				
Supply	I <sub>DD1</sub>	Operating	HS (High-speed	f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		1.5		mA				
current <sup>Note 1</sup>		mode	main) mode Note 4		operation	V <sub>DD</sub> = 3.0 V		1.5						
					Normal	V <sub>DD</sub> = 5.0 V		3.7	5.8	mA				
			i		operation	V <sub>DD</sub> = 3.0 V		3.7	5.8					
		f		$f_{H} = 16 \text{ MHz}^{\text{Note 3}}$ $V_{DD} = 5.0 \text{ V}$		2.7	4.2	mA						
			$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 5.0 \text{ V}$			V <sub>DD</sub> = 3.0 V		2.7	4.2					
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$		Square wave input		3.0	4.9	mA				
					$V_{DD} = 5.0 \text{ V}$		Resonator connection		3.2	5.0				
								$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$		Square wave input		3.0	4.9	mA
										$V_{DD} = 3.0 \text{ V}$		Resonator connection		3.2
		$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		1.9	2.9	mA						
		V <sub>DD</sub> = 5.0	$V_{DD} = 5.0 \text{ V}$		Resonator connection		1.9	2.9						
		$f_{MX} = 10 \text{ MHz}^{Note 2},$	$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		1.9	2.9	mA					
				$V_{DD} = 3.0 \text{ V}$		Resonator connection		1.9	2.9					

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator clock is stopped.
  - 3. When high-speed system clock is stopped
  - **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.


HS(High speed main) mode:  $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V} @ 1 \text{ MHz to } 24 \text{ MHz}$  $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ 

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: high-speed on-chip oscillator clock frequency
  - **3.** Temperature condition of the TYP. value is  $T_A = 25^{\circ}C$ .

# CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0,1), n: Channel number (n = 0, 1, 3))


# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

(Ta = -40 to +105°C, 2.4 V  $\leq$  VDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)


Parameter Symbol			Conditions		HS (high-speed main) Mode		
				MIN.	MAX.		
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$4.0~V \leq V_{DD} \leq 5.5~V,$	600		ns	
			$2.7~V \leq V_b \leq 4.0~V,$				
			$C_b=30~pF,~R_b=1.4~k\Omega$				
			$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	1000		ns	
			$2.3~V \leq V_b \leq 2.7~V,$				
			$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
			$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	2300		ns	
			$1.6 \text{ V} \le V_b \le 2.0 \text{ V},$				
			$C_b = 30$ pF, $R_b = 5.5$ k $\Omega$				
SCKp high-level width	CKp high-level width tкн1		$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$			ns	
		C <sub>b</sub> = 30 pF, R <sub>b</sub>	$_{0}$ = 1.4 k $\Omega$				
		2.7 V ≤ V <sub>DD</sub> < 4	$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$	tkcy1/2 -340		ns	
		C <sub>b</sub> = 30 pF, R <sub>b</sub>	$_{0}$ = 2.7 k $\Omega$				
		2.4 V ≤ V <sub>DD</sub> < 3	$3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V},$	tkcy1/2 -916		ns	
		C <sub>b</sub> = 30 pF, R <sub>b</sub>	$_{0}$ = 5.5 k $\Omega$				
SCKp low-level width	t <sub>KL1</sub>	-	$5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$	tkcy1/2 -24		ns	
		Сь = 30 pF, R					
			$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$	tkcy1/2 -36		ns	
		C <sub>b</sub> = 30 pF, R <sub>b</sub>		1.0.1/2 00		0	
			$3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V},$	tксү1/2 -100		ns	
		$C_b = 30 \text{ pF}, R_b$	•	IKCY1/2 - 100		110	
		$C_0 = 30 \text{ pr}, \text{ Re}$	0.0 K22				

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R<sub>b</sub> [ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** p: CSI number (p = 00, 20)

## Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** Rb  $[\Omega]$ : Communication line (SDAr, SCLr) pull-up resistance, Cb [F]: Communication line (SDAr, SCLr) load capacitance, Vb [V]: Communication line voltage
  - **2.** r: IIC Number (r = 00, 20)
  - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number (m = 0,1), n: Channel number (n = 0)

## 3.6.2 Temperature sensor/internal reference voltage characteristics

(T<sub>A</sub> = -40 to +105°C, 2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, V<sub>SS</sub> = 0 V, HS (high-speed main) mode


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V <sub>TMPS25</sub>	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	V <sub>BGR</sub>	Setting ADS register = 81H	1.38	1.45	1.50	V
Temperature coefficient	Fvтмps	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

## 3.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.45	1.51	1.57	V
	V <sub>PDR</sub>	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width Note	T <sub>PW</sub>		300			μs

Note Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>. This is also the minimum time required for a POR reset from when V<sub>DD</sub> exceeds below 0.7 V to when V<sub>DD</sub> exceeds V<sub>PDR</sub> while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- nt may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

## Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141