Welcome to E-XFL.COM

What is "**Embedded - Microcontrollers**"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "**Embedded - Microcontrollers**"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I²C, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10379ana-u0

1.4.2 24-pin products

<R>   • 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)

Note   Provided only in the R5F102 products.

Remarks 1. For pin identification, see **1.5 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)**.

3. It is recommended to connect an exposed die pad to Vss.

1.7 Outline of Functions

This outline describes the function at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

<R>

Item		20-pin		24-pin		30-pin	
		R5F1026x	R5F1036x	R5F1027x	R5F1037x	R5F102Ax	R5F103Ax
Code flash memory		2 to 16 KB [Note 1]		4 to 16 KB			
Data flash memory		2 KB	–	2 KB	–	2 KB	–
RAM		256 B to 1.5 KB		512 B to 1.5 KB		512 B to 2KB	
Address space		1 MB					
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode : 1 to 20 MHz (V_{DD} = 2.7 to 5.5 V), HS (High-speed main) mode : 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode : 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V)					
	High-speed on-chip oscillator clock	HS (High-speed main) mode : 1 to 24 MHz (V_{DD} = 2.7 to 5.5 V), HS (High-speed main) mode : 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode : 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V)					
Low-speed on-chip oscillator clock		15 kHz (TYP)					
General-purpose register		(8-bit register × 8) × 4 banks					
Minimum instruction execution time		0.04167 μs (High-speed on-chip oscillator clock: f_{IH} = 24 MHz operation)					
		0.05 μs (High-speed system clock: f_{MX} = 20 MHz operation)					
Instruction set		• Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits) • Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation), etc.					
I/O port	Total	18		22		26	
	CMOS I/O	12 (N-ch O.D. I/O [V_{DD} withstand voltage]: 4)		16 (N-ch O.D. I/O [V_{DD} withstand voltage]: 5)		21 (N-ch O.D. I/O [V_{DD} withstand voltage]: 9)	
	CMOS input	4		4		3	
	N-ch open-drain I/O (6 V tolerance)	2					
Timer	16-bit timer	4 channels				8 channels	
	Watchdog timer	1 channel					
	12-bit Interval timer	1 channel					
	Timer output	4 channels (PWM outputs: 3 [Note 3])				8 channels (PWM outputs: 7 [Note 3] [Note 2])	

Notes 1. The self-programming function cannot be used in the R5F10266 and R5F10366.

2. The maximum number of channels when PIOR0 is set to 1.

3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). (See **6.9.3 Operation as multiple PWM output function**.)

Caution When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.

(T$_A$ = −40 to +85°C, 1.8 V ≤ V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = 0 V)   **(2/4)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low[Note 1]	I$_{OL1}$	20-, 24-pin products: Per pin for P00 to P03[Note 4], P10 to P14, P40 to P42 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147				20.0 Note 2	mA
		Per pin for P60, P61				15.0 Note 2	mA
		20-, 24-pin products: Total of P40 to P42 30-pin products: Total of P00, P01, P40, P120 (When duty ≤ 70%[Note 3])	4.0 V ≤ V$_{DD}$ ≤ 5.5 V			60.0	mA
			2.7 V ≤ V$_{DD}$ < 4.0 V			9.0	mA
			1.8 V ≤ V$_{DD}$ < 2.7 V			1.8	mA
		20-, 24-pin products: Total of P00 to P03[Note 4], P10 to P14, P60, P61 30-pin products: Total of P10 to P17, P30, P31, P50, P51, P60, P61, P147 (When duty ≤ 70%[Note 3])	4.0 V ≤ V$_{DD}$ ≤ 5.5 V			80.0	mA
			2.7 V ≤ V$_{DD}$ < 4.0 V			27.0	mA
			1.8 V ≤ V$_{DD}$ < 2.7 V			5.4	mA
		Total of all pins (When duty ≤ 70%[Note 3])				140	mA
	I$_{OL2}$	Per pin for P20 to P23				0.4	mA
		Total of all pins				1.6	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the V$_{SS}$ pin.

   2. However, do not exceed the total current value.

   3. The output current value under conditions where the duty factor ≤ 70%.

   If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

   • Total output current of pins = (I$_{OL}$ × 0.7)/(n × 0.01)

   <Example> Where n = 80% and I$_{OL}$ = 10.0 mA

   Total output current of pins = (10.0 × 0.7)/(80 × 0.01) ≅ 8.7 mA

   However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

   4. 24-pin products only.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.5 Peripheral Functions Characteristics

AC Timing Test Point

2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(T$_A$ = −40 to +85°C, 1.8 V ≤ V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1				f$_{MCK}$/6		f$_{MCK}$/6	bps
		Theoretical value of the maximum transfer rate f$_{CLK}$ = f$_{MCK}$^{Note2}		4.0		1.3	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (f$_{CLK}$) are:

HS (high-speed main) mode: 24 MHz (2.7 V ≤ V$_{DD}$ ≤ 5.5 V)

16 MHz (2.4 V ≤ V$_{DD}$ ≤ 5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V ≤ V$_{DD}$ ≤ 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)

UART mode bit width (during communication at same potential) (reference)

Remarks 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

2. f$_{MCK}$: Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)
(T$_A$ = −40 to +85°C, 1.8 V ≤ V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = 0 V)

| Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time [Note4]	t$_{KCY2}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V	20 MHz < f$_{MCK}$	8/f$_{MCK}$		−		ns
			f$_{MCK}$ ≤ 20 MHz	6/f$_{MCK}$		6/f$_{MCK}$		ns
		2.7 V ≤ V$_{DD}$ ≤ 5.5 V	16 MHz < f$_{MCK}$	8/f$_{MCK}$		−		ns
			f$_{MCK}$ ≤ 16 MHz	6/f$_{MCK}$		6/f$_{MCK}$		ns
		2.4 V ≤ V$_{DD}$ ≤ 5.5 V		6/f$_{MCK}$ and 500		6/f$_{MCK}$ and 500		ns
		1.8 V ≤ V$_{DD}$ ≤ 5.5 V		−		6/f$_{MCK}$ and 750		ns
SCKp high-/low-level width	t$_{KH2}$, t$_{KL2}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V		t$_{KCY2}$/2−7		t$_{KCY2}$/2−7		ns
		2.7 V ≤ V$_{DD}$ ≤ 5.5 V		t$_{KCY2}$/2−8		t$_{KCY2}$/2−8		ns
		2.4 V ≤ V$_{DD}$ ≤ 5.5 V		t$_{KCY2}$/2−18		t$_{KCY2}$/2−18		ns
		1.8 V ≤ V$_{DD}$ ≤ 5.5 V		−		t$_{KCY2}$/2−18		ns
SIp setup time (to SCKp↑) [Note 1]	t$_{SIK2}$	2.7 V ≤ V$_{DD}$ ≤ 5.5 V		1/f$_{MCK}$ + 20		1/f$_{MCK}$ + 30		ns
		2.4 V ≤ V$_{DD}$ ≤ 5.5 V		1/f$_{MCK}$ + 30		1/f$_{MCK}$ + 30		ns
		1.8 V ≤ V$_{DD}$ ≤ 5.5 V		−		1/f$_{MCK}$ + 30		ns
SIp hold time (from SCKp↑) [Note 2]	t$_{KSI2}$			1/f$_{MCK}$ + 31		1/f$_{MCK}$ + 31		ns
Delay time from SCKp↓ to SOp output [Note 3]	t$_{KSO2}$	C = 30 pF [Note4]	2.7 V ≤ V$_{DD}$ ≤ 5.5 V		2/f$_{MCK}$ + 44		2/f$_{MCK}$ + 110	ns
			2.4 V ≤ V$_{DD}$ ≤ 5.5 V		2/f$_{MCK}$ + 75		2/f$_{MCK}$ + 110	ns
			1.8 V ≤ V$_{DD}$ ≤ 5.5 V		−		2/f$_{MCK}$ + 110	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SOp output lines.

5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the SIp and SCKp pins and the normal output mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

UART mode connection diagram (during communication at different potential)

UART mode bit width (during communication at different potential) (reference)

Remarks 1. R$_b$[Ω]: Communication line (TxDq) pull-up resistance, C$_b$[F]: Communication line (TxDq) load capacitance, V$_b$[V]: Communication line voltage

2. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

3. f$_{MCK}$: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

4. UART0 of the 20- and 24-pin products supports communication at different potential only when the peripheral I/O redirection function is not used.

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCK00... internal clock output, corresponding CSI00 only)

(T$_A$ = −40 to +85°C, 2.7 V ≤ V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCK00 cycle time	t$_{KCY1}$	t$_{KCY1}$ ≥ 2/f$_{CLK}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 20 pF, R$_b$ = 1.4 kΩ	200		1150		ns
			2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ	300		1150		ns
SCK00 high-level width	t$_{KH1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 20 pF, R$_b$ = 1.4 kΩ		t$_{KCY1}$/2 − 50		t$_{KCY1}$/2− 50		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		t$_{KCY1}$/2 − 120		t$_{KCY1}$/2 − 120		ns
SCK00 low-level width	t$_{KL1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 20 pF, R$_b$ = 1.4 kΩ		t$_{KCY1}$/2 − 7		t$_{KCY1}$/2 − 50		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		t$_{KCY1}$/2 − 10		t$_{KCY1}$/2 − 50		ns
SI00 setup time (to SCK00↑) [Note 1]	t$_{SIK1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 20 pF, R$_b$ = 1.4 kΩ		58		479		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		121		479		ns
SI00 hold time (from SCK00↑) [Note 1]	t$_{KSI1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 20 pF, R$_b$ = 1.4 kΩ		10		10		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		10		10		ns
Delay time from SCK00↓ to SO00 output [Note 1]	t$_{KSO1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 20 pF, R$_b$ = 1.4 kΩ			60		60	ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ			130		130	ns
SI00 setup time (to SCK00↓) [Note 2]	t$_{SIK1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 20 pF, R$_b$ = 1.4 kΩ		23		110		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		33		110		ns
SI00 hold time (from SCK00↓) [Note 2]	t$_{KSI1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 20 pF, R$_b$ = 1.4 kΩ		10		10		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		10		10		ns
Delay time from SCK00↑ to SO00 output [Note 2]	t$_{KSO1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 20 pF, R$_b$ = 1.4 kΩ			10		10	ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ			10		10	ns

(**Notes**, **Caution**, and **Remarks** are listed on the next page.)

Notes 1.   When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1

      2.   When DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.

Caution   Select the TTL input buffer for the SI00 pin and the N-ch open drain output (V$_{DD}$ tolerance) mode for the SO00 pin and SCK00 pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). **For V$_{IH}$ and V$_{IL}$, see the DC characteristics with TTL input buffer selected.**

Remarks 1.   R$_b$ [Ω]:Communication line (SCK00, SO00) pull-up resistance, C$_b$ [F]: Communication line (SCK00, SO00) load capacitance, V$_b$ [V]: Communication line voltage

      2.   f$_{MCK}$: Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

(T$_A$ = −40 to +85°C, 1.8 V ≤ V$_{DD}$ ≤ V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t$_{KCY1}$	t$_{KCY1}$ ≥ 4/f$_{CLK}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 30 pF, R$_b$ = 1.4 kΩ	300		1150		ns
			2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ	500		1150		ns
			1.8 V ≤ V$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V ^{Note}, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ	1150		1150		ns
SCKp high-level width	t$_{KH1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 30 pF, R$_b$ = 1.4 kΩ		t$_{KCY1}$/2 −75		t$_{KCY1}$/2−75		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ		t$_{KCY1}$/2 −170		t$_{KCY1}$/2−170		ns
		1.8 V ≤ V$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V ^{Note}, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ		t$_{KCY1}$/2 −458		t$_{KCY1}$/2−458		ns
SCKp low-level width	t$_{KL1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 30 pF, R$_b$ = 1.4 kΩ		t$_{KCY1}$/2 −12		t$_{KCY1}$/2−50		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ		t$_{KCY1}$/2 −18		t$_{KCY1}$/2−50		ns
		1.8 V ≤ V$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V ^{Note}, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ		t$_{KCY1}$/2 −50		t$_{KCY1}$/2−50		ns

Note Use it with V$_{DD}$ ≥ V$_b$.

Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V$_{DD}$ tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V$_{IH}$ and V$_{IL}$, see the DC characteristics with TTL input buffer selected.

2. CSI01 and CSI11 cannot communicate at different potential.

Remarks 1. R$_b$ [Ω]: Communication line (SCKp, SOp) pull-up resistance, C$_b$ [F]: Communication line (SCKp, SOp) load capacitance, V$_b$ [V]: Communication line voltage

2. p: CSI number (p = 00, 20)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

(T$_A$ = −40 to +85°C, 1.8 V ≤ V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) [Note 1]	t$_{SIK1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 30 pF, R$_b$ = 1.4 kΩ	81		479		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ	177		479		ns
		1.8 V ≤ V$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V [Note 2], C$_b$ = 30 pF, R$_b$ = 5.5 kΩ	479		479		ns
SIp hold time (from SCKp↑) [Note 1]	t$_{KSI1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 30 pF, R$_b$ = 1.4 kΩ	19		19		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ	19		19		ns
		1.8 V ≤ V$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V [Note 2], C$_b$ = 30 pF, R$_b$ = 5.5 kΩ	19		19		ns
Delay time from SCKp↓ to SOp output [Note 1]	t$_{KSO1}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 30 pF, R$_b$ = 1.4 kΩ		100		100	ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ		195		195	ns
		1.8 V ≤ V$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V [Note 2], C$_b$ = 30 pF, R$_b$ = 5.5 kΩ		483		483	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. Use it with V$_{DD}$ ≥ V$_b$.

(**Cautions** and **Remarks** are listed on the next page.)

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)
(T$_A$ = −40 to +85°C, 1.8 V ≤ V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time [Note 1]	t$_{KCY2}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V	20 MHz < f$_{MCK}$ ≤ 24 MHz	12/f$_{MCK}$		−		ns
			8 MHz < f$_{MCK}$ ≤ 20 MHz	10/f$_{MCK}$		−		ns
			4 MHz < f$_{MCK}$ ≤ 8 MHz	8/f$_{MCK}$		16/f$_{MCK}$		ns
			f$_{MCK}$ ≤ 4 MHz	6/f$_{MCK}$		10/f$_{MCK}$		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V	20 MHz < f$_{MCK}$ ≤ 24 MHz	16/f$_{MCK}$		−		ns
			16 MHz < f$_{MCK}$ ≤ 20 MHz	14/f$_{MCK}$		−		ns
			8 MHz < f$_{MCK}$ ≤ 16 MHz	12/f$_{MCK}$		−		ns
			4 MHz < f$_{MCK}$ ≤ 8 MHz	8/f$_{MCK}$		16/f$_{MCK}$		ns
			f$_{MCK}$ ≤ 4 MHz	6/f$_{MCK}$		10/f$_{MCK}$		ns
		1.8 V ≤ V$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V [Note 2]	20 MHz < f$_{MCK}$ ≤ 24 MHz	36/f$_{MCK}$		−		ns
			16 MHz < f$_{MCK}$ ≤ 20 MHz	32/f$_{MCK}$		−		ns
			8 MHz < f$_{MCK}$ ≤ 16 MHz	26/f$_{MCK}$		−		ns
			4 MHz < f$_{MCK}$ ≤ 8 MHz	16/f$_{MCK}$		16/f$_{MCK}$		ns
			f$_{MCK}$ ≤ 4 MHz	10/f$_{MCK}$		10/f$_{MCK}$		ns
SCKp high-/low-level width	t$_{KH2}$, t$_{KL2}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V		t$_{KCY2}$/2 − 12		t$_{KCY2}$/2 − 50		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V		t$_{KCY2}$/2 − 18		t$_{KCY2}$/2 − 50		ns
		1.8 V ≤ V$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V [Note 2]		t$_{KCY2}$/2 − 50		t$_{KCY2}$/2 − 50		ns
SIp setup time (to SCKp↑) [Note 3]	t$_{SIK2}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_{DD}$ ≤ 4.0 V		1/f$_{MCK}$ + 20		1/f$_{MCK}$ + 30		ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V		1/f$_{MCK}$ + 20		1/f$_{MCK}$ + 30		ns
		1.8 V ≤ V$_{DD}$ < 3.3 V, 1.6 V ≤ V$_{DD}$ ≤ 2.0 V [Note 2]		1/f$_{MCK}$ + 30		1/f$_{MCK}$ + 30		ns
SIp hold time (from SCKp↑) [Note 4]	t$_{KSI2}$			1/f$_{MCK}$ + 31		1/f$_{MCK}$ + 31		ns
Delay time from SCKp↓ to SOp output [Note 5]	t$_{KSO2}$	4.0 V ≤ V$_{DD}$ ≤ 5.5 V, 2.7 V ≤ V$_b$ ≤ 4.0 V, C$_b$ = 30 pF, R$_b$ = 1.4 kΩ			2/f$_{MCK}$ + 120		2/f$_{MCK}$ + 573	ns
		2.7 V ≤ V$_{DD}$ < 4.0 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ			2/f$_{MCK}$ + 214		2/f$_{MCK}$ + 573	ns
		1.8 V ≤ V$_{DD}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V [Note 2], C$_b$ = 30 pF, R$_b$ = 5.5 kΩ			2/f$_{MCK}$ + 573		2/f$_{MCK}$ + 573	ns

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

2. Use it with V$_{DD}$ ≥ V$_b$.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (V$_{DD}$ tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).
For V$_{IH}$ and V$_{IL}$, see the DC characteristics with TTL input buffer selected.

2. CSI01 and CSI11 cannot communicate at different potential.

(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (−) = V_{SS} (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

(T_A = −40 to +85°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V, Reference voltage (+) = V_{DD}, Reference voltage (−) = V_{SS})

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R_{ES}			8		10	bit
Overall error[Note 1]	AINL	10-bit resolution			1.2	±7.0	LSB
					1.2	±10.5 [Note 3]	LSB
Conversion time	t_{CONV}	10-bit resolution Target pin: ANI0 to ANI3, ANI16 to ANI22	3.6 V ≤ V_{DD} ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ V_{DD} ≤ 5.5 V	3.1875		39	μs
			1.8 V ≤ V_{DD} ≤ 5.5 V	17		39	μs
				57		95	μs
Conversion time	t_{CONV}	10-bit resolution Target pin: internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	3.6 V ≤ V_{DD} ≤ 5.5 V	2.375		39	μs
			2.7 V ≤ V_{DD} ≤ 5.5 V	3.5625		39	μs
			2.4 V ≤ V_{DD} ≤ 5.5 V	17		39	μs
Zero-scale error[Notes 1, 2]	EZS	10-bit resolution				±0.60	%FSR
						±0.85 [Note 3]	%FSR
Full-scale error[Notes 1, 2]	EFS	10-bit resolution				±0.60	%FSR
						±0.85 [Note 3]	%FSR
Integral linearity error[Note 1]	ILE	10-bit resolution				±4.0	LSB
						±6.5 [Note 3]	LSB
Differential linearity error[Note 1]	DLE	10-bit resolution				±2.0	LSB
						±2.5 [Note 3]	LSB
Analog input voltage	V_{AIN}	ANI0 to ANI3, ANI16 to ANI22		0		V_{DD}	V
		Internal reference voltage (2.4 V ≤ V_{DD} ≤ 5.5 V, HS (high-speed main) mode)		V_{BGR} [Note 4]			V
		Temperature sensor output voltage (2.4 V ≤ V_{DD} ≤ 5.5 V, HS (high-speed main) mode)		V_{TMPS25} [Note 4]			V

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

4. Refer to **28.6.2 Temperature sensor/internal reference voltage characteristics**.

3.3.2 Supply current characteristics

(1) 20-, 24-pin products

(T$_A$ = −40 to +105°C, 2.4 V ≤ V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = 0 V) (1/2)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current[Note 1]	I$_{DD1}$	Operating mode	HS (High-speed main) mode[Note 4]	f$_{IH}$ = 24 MHz[Note 3]	Basic operation	V$_{DD}$ = 5.0 V		1.5		mA
						V$_{DD}$ = 3.0 V		1.5		
					Normal operation	V$_{DD}$ = 5.0 V		3.3	5.3	mA
						V$_{DD}$ = 3.0 V		3.3	5.3	
				f$_{IH}$ = 16 MHz[Note 3]		V$_{DD}$ = 5.0 V		2.5	3.9	mA
						V$_{DD}$ = 3.0 V		2.5	3.9	
				f$_{MX}$ = 20 MHz[Note 2], V$_{DD}$ = 5.0 V		Square wave input		2.8	4.7	mA
						Resonator connection		3.0	4.8	
				f$_{MX}$ = 20 MHz[Note 2], V$_{DD}$ = 3.0 V		Square wave input		2.8	4.7	mA
						Resonator connection		3.0	4.8	
				f$_{MX}$ = 10 MHz[Note 2], V$_{DD}$ = 5.0 V		Square wave input		1.8	2.8	mA
						Resonator connection		1.8	2.8	
				f$_{MX}$ = 10 MHz[Note 2], V$_{DD}$ = 3.0 V		Square wave input		1.8	2.8	mA
						Resonator connection		1.8	2.8	

Notes 1. Total current flowing into V$_{DD}$, including the input leakage current flowing when the level of the input pin is fixed to V$_{DD}$ or V$_{SS}$. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. When high-speed on-chip oscillator clock is stopped.

3. When high-speed system clock is stopped

4. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: V$_{DD}$ = 2.7 V to 5.5 V @1 MHz to 24 MHz

V$_{DD}$ = 2.4 V to 5.5 V @1 MHz to 16 MHz

Remarks 1. f$_{MX}$: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. f$_{IH}$: high-speed on-chip oscillator clock frequency

3. Temperature condition of the TYP. value is T$_A$ = 25°C.

CSI mode serial transfer timi   ng (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Remark   p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)

3.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(T$_A$ = −40 to +105 °C, V$_{PDR}$ ≤ V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	V$_{LVD0}$	Power supply rise time	3.90	4.06	4.22	V
		Power supply fall time	3.83	3.98	4.13	V
	V$_{LVD1}$	Power supply rise time	3.60	3.75	3.90	V
		Power supply fall time	3.53	3.67	3.81	V
	V$_{LVD2}$	Power supply rise time	3.01	3.13	3.25	V
		Power supply fall time	2.94	3.06	3.18	V
	V$_{LVD3}$	Power supply rise time	2.90	3.02	3.14	V
		Power supply fall time	2.85	2.96	3.07	V
	V$_{LVD4}$	Power supply rise time	2.81	2.92	3.03	V
		Power supply fall time	2.75	2.86	2.97	V
	V$_{LVD5}$	Power supply rise time	2.70	2.81	2.92	V
		Power supply fall time	2.64	2.75	2.86	V
	V$_{LVD6}$	Power supply rise time	2.61	2.71	2.81	V
		Power supply fall time	2.55	2.65	2.75	V
	V$_{LVD7}$	Power supply rise time	2.51	2.61	2.71	V
		Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width	t$_{LW}$		300			μs
Detection delay time					300	μs

RENESAS

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

(T_A = −40 to +105°C, 2.4 V $\leq V_{DD} \leq$ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SIp setup time (to SCKp↑) [Note]	t_{SIK1}	4.0 V $\leq V_{DD} \leq$ 5.5 V, 2.7 V $\leq V_b \leq$ 4.0 V, C_b = 30 pF, R_b = 1.4 kΩ	162		ns
		2.7 V $\leq V_{DD} <$ 4.0 V, 2.3 V $\leq V_b \leq$ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ	354		ns
		2.4 V $\leq V_{DD} <$ 3.3 V, 1.6 V $\leq V_b \leq$ 2.0 V, C_b = 30 pF, R_b = 5.5 kΩ	958		ns
SIp hold time (from SCKp↑) [Note]	t_{KSI1}	4.0 V $\leq V_{DD} \leq$ 5.5 V, 2.7 V $\leq V_b \leq$ 4.0 V, C_b = 30 pF, R_b = 1.4 kΩ	38		ns
		2.7 V $\leq V_{DD} <$ 4.0 V, 2.3 V $\leq V_b \leq$ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ	38		ns
		2.4 V $\leq V_{DD} <$ 3.3 V, 1.6 V $\leq V_b \leq$ 2.0 V, C_b = 30 pF, R_b = 5.5 kΩ	38		ns
Delay time from SCKp↓ to SOp output [Note]	t_{KSO1}	4.0 V $\leq V_{DD} \leq$ 5.5 V, 2.7 V $\leq V_b \leq$ 4.0 V, C_b = 30 pF, R_b = 1.4 kΩ		200	ns
		2.7 V $\leq V_{DD} <$ 4.0 V, 2.3 V $\leq V_b \leq$ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ		390	ns
		2.4 V $\leq V_{DD} <$ 3.3 V, 1.6 V $\leq V_b \leq$ 2.0 V, C_b = 30 pF, R_b = 5.5 kΩ		966	ns

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

(**Cautions** and **Remarks** are listed on the next page.)

3.6.2 Temperature sensor/internal reference voltage characteristics

(T$_A$ = −40 to +105°C, 2.4 V ≤ V$_{DD}$ ≤ 5.5 V, V$_{SS}$ = 0 V, HS (high-speed main) mode

| Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V$_{TMPS25}$	Setting ADS register = 80H, T$_A$ = +25°C		1.05		V
Internal reference voltage	V$_{BGR}$	Setting ADS register = 81H	1.38	1.45	1.50	V
Temperature coefficient	F$_{VTMPS}$	Temperature sensor output voltage that depends on the temperature		−3.6		mV/°C
Operation stabilization wait time	t$_{AMP}$		5			μs

3.6.3 POR circuit characteristics

(T$_A$ = −40 to +105°C, V$_{SS}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V$_{POR}$	Power supply rise time	1.45	1.51	1.57	V
	V$_{PDR}$	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width [Note]	T$_{PW}$		300			μs

Note   Minimum time required for a POR reset when V$_{DD}$ exceeds below V$_{PDR}$. This is also the minimum time required for a POR reset from when V$_{DD}$ exceeds below 0.7 V to when V$_{DD}$ exceeds V$_{POR}$ while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).

Rev.	Date	Description	
		Page	**Summary**
2.00	Sep 06, 2013	55	Modification of description and Notes 3 and 4 in 2.6.1 (3)
		56	Modification of description and Notes 3 and 4 in 2.6.1 (4)
		57	Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics
		57	Modification of table and Note in 2.6.3 POR circuit characteristics
		58	Modification of table in 2.6.4 LVD circuit characteristics
		59	Modification of table of LVD detection voltage of interrupt & reset mode
		59	Modification of number and title to 2.6.5 Power supply voltage rising slope characteristics
		61	Modification of table, figure, and Remark in 2.10 Timing of Entry to Flash Memory Programming Modes
		62 to 103	Addition of products of industrial applications (G: T_A = -40 to +105°C)
		104 to 106	Addition of products of industrial applications (G: T_A = -40 to +105°C)
2.10	Mar 25, 2016	6	Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/G12
		7	Modification of Table 1-1 List of Ordering Part Numbers
		8	Addition of product name (RL78/G12) and description (Top View) in 1.4.1 20-pin products
		9	Addition of product name (RL78/G12) and description (Top View) in 1.4.2 24-pin products
		10	Addition of product name (RL78/G12) and description (Top View) in 1.4.3 30-pin products
		15	Modification of description in 1.7 Outline of Functions
		16	Modification of description, and addition of target products
		52	Modification of note 2 in 2.5.2 Serial interface IICA
		60	Modification of title and note, and addition of caution in 2.7 RAM Data Retention Characteristics
		60	Modification of conditions in 2.8 Flash Memory Programming Characteristics
		62	Modification of description, and addition of target products and remark
		94	Modification of note 2 in 3.5.2 Serial interface IICA
		102	Modification of title and note in 3.7 RAM Data Retention Characteristics
		102	Modification of conditions in 3.8 Flash Memory Programming Characteristics
		104 to 106	Addition of package name