

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 24MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, UART/USART   |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 18  |
| Program Memory Size        | 12KB (12K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 11x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 24-WFQFN Exposed Pad  |
| Supplier Device Package    | 24-HWQFN (4x4)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10379dna-u0 |

RL78/G12 1. OUTLINE

Table 1-1. List of Ordering Part Numbers

Pin Package Data flash Part Number count Application R5F1026AASP#V5, R5F10269ASP#V5, R5F10268ASP#V5, R5F10267ASP#V5, 20 20-pin plastic Mounted < R> pins LSSOP R5F10266ASP#V5 R5F1026AASP#X5, R5F10269ASP#X5, R5F10268ASP#X5, R5F10267ASP#X5,  $(4.4 \times 6.5 \text{ mm},$ 0.65 mm pitch) R5F10266ASP#X5 D R5F1026ADSP#V5, R5F10269DSP#V5, R5F10268DSP#V5, R5F10267DSP#V5, R5F10266DSP#V5 R5F1026ADSP#X5, R5F10269DSP#X5, R5F10268DSP#X5, R5F10267DSP#X5, R5F10266DSP#X5 G R5F1026AGSP#V5, R5F10269GSP#V5, R5F10268GSP#V5, R5F10267GSP#V5, R5F10266GSP#V5 R5F1026AGSP#X5, R5F10269GSP#X5, R5F10268GSP#X5, R5F10267GSP#X5, B5F10266GSP#X5 R5F1036AASP#V5, R5F10369ASP#V5, R5F10368ASP#V5, R5F10367ASP#V5, Not mounted R5F10366ASP#V5 R5F1036AASP#X5, R5F10369ASP#X5, R5F10368ASP#X5, R5F10367ASP#X5, R5F10366ASP#X5 D R5F1036ADSP#V5, R5F10369DSP#V5, R5F10368DSP#V5, R5F10367DSP#V5, R5F10366DSP#V5 R5F1036ADSP#X5, R5F10369DSP#X5, R5F10368DSP#X5, R5F10367DSP#X5, R5F10366DSP#X5 24 24-pin plastic Mounted R5F1027AANA#U5, R5F10279ANA#U5, R5F10278ANA#U5, R5F10277ANA#U5 Α <R> **HWQFN** pins R5F1027AANA#W5, R5F10279ANA#W5, R5F10278ANA#W5,  $(4 \times 4 \text{ mm}, 0.5)$ R5F10277ANA#W5 mm pitch) D R5F1027ADNA#U5, R5F10279DNA#U5, R5F10278DNA#U5, R5F10277DNA#U5 R5F1027ADNA#W5, R5F10279DNA#W5, R5F10278DNA#W5, R5F10277DNA#W5 G R5F1027AGNA#U5, R5F10279GNA#U5, R5F10278GNA#U5, R5F10277GNA#U5 R5F1027AGNA#W5, R5F10279GNA#W5, R5F10278GNA#W5, R5F10277GNA#W5 Not mounted Α R5F1037AANA#V5, R5F10379ANA#V5, R5F10378ANA#V5, R5F10377ANA#V5 R5F1037AANA#X5, R5F10379ANA#X5, R5F10378ANA#X5, R5F10377ANA#X5 D R5F1037ADNA#V5, R5F10379DNA#V5, R5F10378DNA#V5, R5F10377DNA#V5 R5F1037ADNA#X5, R5F10379DNA#X5, R5F10378DNA#X5, R5F10377DNA#X5 R5F102AAASP#V0, R5F102A9ASP#V0, R5F102A8ASP#V0, R5F102A7ASP#V0 30 30-pin plastic Mounted Α LSSOP R5F102AAASP#X0, R5F102A9ASP#X0, R5F102A8ASP#X0, R5F102A7ASP#X0 pins (7.62 mm D R5F102AADSP#V0, R5F102A9DSP#V0, R5F102A8DSP#V0, R5F102A7DSP#V0 (300), 0.65 mm R5F102AADSP#X0, R5F102A9DSP#X0, R5F102A8DSP#X0, R5F102A7DSP#X0 pitch ) G R5F102AAGSP#V0. R5F102A9GSP#V0. R5F102A8GSP#V0. R5F102A7GSP#V0 R5F102AAGSP#X0, R5F102A9GSP#X0, R5F102A8GSP#X0, R5F102A7GSP#X0 R5F103AAASP#V0, R5F103A9ASP#V0, R5F103A8ASP#V0, R5F103A7ASP#V0 Not mounted Α R5F103AAASP#X0, R5F103A9ASP#X0, R5F103A8ASP#X0, R5F103A7ASP#X0 R5F103AADSP#V0. R5F103A9DSP#V0. R5F103A8DSP#V0. R5F103A7DSP#V0 D R5F103AADSP#X0, R5F103A9DSP#X0, R5F103A8DSP#X0, R5F103A7DSP#X0

Note For fields of application, see Figure 1-1 Part Number, Memory Size, and Package of RL78/G12.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



RL78/G12 1. OUTLINE

# 1.3.2 On-chip oscillator characteristics

(1) High-speed on-chip oscillator oscillation frequency of the R5F102 products

| Oscillator             | Condition                       | MIN  | MAX  | Unit |
|------------------------|---------------------------------|------|------|------|
| High-speed on-chip     | T <sub>A</sub> = -20 to +85 °C  | -1.0 | +1.0 | %    |
| oscillator oscillation | T <sub>A</sub> = -40 to -20 °C  | -1.5 | +1.5 |      |
| frequency accuracy     | T <sub>A</sub> = +85 to +105 °C | -2.0 | +2.0 |      |

(2) High-speed on-chip oscillator oscillation frequency of the R5F103 products

| Oscillator             | Condition                       | MIN  | MAX  | Unit |
|------------------------|---------------------------------|------|------|------|
| High-speed on-chip     | T <sub>A</sub> = -40 to + 85 °C | -5.0 | +5.0 | %    |
| oscillator oscillation |                                 |      |      |      |
| frequency accuracy     |                                 |      |      |      |

# 1.3.3 Peripheral Functions


The following are differences in peripheral functions between the R5F102 products and the R5F103 products.

|                  |                             | R5F102         | R5F102 product |           | product |  |
|------------------|-----------------------------|----------------|----------------|-----------|---------|--|
| RL78/G12         | 20, 24 pin                  | 30 pin product | 20, 24 pin     | 30 pin    |         |  |
|                  |                             | product        |                | product   | product |  |
| Serial interface | UART                        | 1 channel      | 3 channels     | 1 channel |         |  |
|                  | CSI                         | 2 channels     | 3 channels     | 1 channel |         |  |
|                  | Simplified I <sup>2</sup> C | 2 channels     | 3 channels     | None      |         |  |
| DMA function     |                             | 2 channels     |                | None      |         |  |
| Safety function  | CRC operation               | Yes            |                | None      |         |  |
|                  | RAM guard Yes               |                |                | None      |         |  |
|                  | SFR guard                   | Yes            |                | None      |         |  |

RL78/G12 1. OUTLINE

## 1.6 Block Diagram

## 1.6.1 20-pin products



**Note** Provided only in the R5F102 products.

<R>

<R>

<R>

- <R> 2. ELECTRICAL SPECIFICATIONS ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )
- <R> This chapter describes the following electrical specifications.
  - Target products A: Consumer applications  $T_A = -40$  to  $+85^{\circ}C$ 
    - R5F102xxAxx, R5F103xxAxx
    - D: Industrial applications T<sub>A</sub> = -40 to +85°C R5F102xxDxx, R5F103xxDxx
    - G: Industrial applications when  $T_A = -40$  to  $+105^{\circ}$ C products is used in the range of  $T_A = -40$  to  $+85^{\circ}$ C R5F102xxGxx
  - Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
    - 2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product.

#### (2) 30-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$ 

(2/2)

| Parameter      | Symbol                 |                        |   | Conditions                                 |                         | MIN. | TYP. | MAX. | Unit     |
|----------------|------------------------|------------------------|---|--|-------------------------|------|------|------|----------|
| Supply         | IDD2 Note 2            | HALT                   | HS (High-speed  | fin = 24 MHz <sup>Note 4</sup>             | V <sub>DD</sub> = 5.0 V |      | 440  | 1280 | μА       |
| current Note 1 |                        | mode r                 | main) mode Note 6   |  | V <sub>DD</sub> = 3.0 V |      | 440  | 1280 |          |
|                |                        |                        |   | fін = 16 MHz <sup>Note 4</sup>             | V <sub>DD</sub> = 5.0 V |      | 400  | 1000 | μА       |
|                |                        |                        |   |  | V <sub>DD</sub> = 3.0 V |      | 400  | 1000 |          |
|                |                        | `                      | LS (Low-speed   | S (Low-speed fin = 8 MHz <sup>Note 4</sup> | V <sub>DD</sub> = 3.0 V |      | 260  | 530  | μA       |
|                |                        | main) mode Note 6      | 5   | V <sub>DD</sub> = 2.0 V                    |                         | 260  | 530  |      |          |
|                |                        | HS (High-speed         | $f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 5.0 \text{ V}$ | Square wave input                          |                         | 280  | 1000 | μА   |          |
|                | ma                     | main) mode Note 6      |   | Resonator connection                       |                         | 450  | 1170 |      |          |
|                |                        |                        | $f_{MX} = 20 \text{ MHz}^{Note 3},$                                 | Square wave input                          |                         | 280  | 1000 | μA   |          |
|                |                        |                        | V <sub>DD</sub> = 3.0 V   | Resonator connection                       |                         | 450  | 1170 |      |          |
|                |                        |                        | $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$                          | Square wave input                          |                         | 190  | 600  | μА   |          |
|                |                        |                        | $V_{DD} = 5.0 \text{ V}$  | Resonator connection                       |                         | 260  | 670  |      |          |
|                |                        |                        | $f_{MX} = 10 \text{ MHz}^{Note 3},$                                 | Square wave input                          |                         | 190  | 600  | μΑ   |          |
|                |                        |                        |   | V <sub>DD</sub> = 3.0 V                    | Resonator connection    |      | 260  | 670  |          |
|                |                        |                        | LS (Low-speed   | fmx = 8 MHz <sup>Note 3</sup> ,            | Square wave input       |      | 95   | 330  | μΑ       |
|                |                        |                        | main) mode Note 6   | n) mode Note $V_{DD} = 3.0 \text{ V}$      | Resonator connection    |      | 145  | 380  |          |
|                |                        |                        |   | fmx = 8 MHz <sup>Note 3</sup>              | Square wave input       |      | 95   | 330  | μΑ       |
|                |                        |                        |   | V <sub>DD</sub> = 2.0 V                    | Resonator connection    |      | 145  | 380  |          |
|                | IDD3 <sup>Note 5</sup> | STOP                   | $T_A = -40^{\circ}C$  |  |                         |      | 0.18 | 0.50 | μА       |
|                |                        | mode                   | T <sub>A</sub> = +25°C  |  |                         |      | 0.23 | 0.50 |          |
|                |                        |                        | T <sub>A</sub> = +50°C  | T <sub>A</sub> = +50°C                     |                         |      | 0.30 | 1.10 | <u> </u> |
|                |                        | T <sub>A</sub> = +70°0 | T <sub>A</sub> = +70°C  |  |                         |      | 0.46 | 1.90 |          |
|                |                        |                        | T <sub>A</sub> = +85°C  |  |                         |      | 0.75 | 3.30 |          |

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator clock is stopped.
  - 4. When high-speed system clock is stopped.
  - 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
  - **6.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz

 $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 16 \text{ MHz}$ 

LS (Low speed main) mode: VDD = 1.8 V to 5.5 V @1 MHz to 8 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: high-speed on-chip oscillator clock frequency
  - 3. Except STOP mode, temperature condition of the TYP. value is  $T_A = 25$ °C.

## 2.4 AC Characteristics

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$


| Items  | Symbol       |  | Condition                       | S   | MIN.           | TYP. | MAX. | Unit |
|--|--------------|--|---------------------------------|---|----------------|------|------|------|
| Instruction cycle (minimum                                 | Tcy          | Main system  | HS (High-                       | $2.7~V \leq V_{DD} \leq 5.5~V$                                | 0.04167        |      | 1    | μS   |
| instruction execution time)                                |              | clock (fMAIN)<br>operation   | speed main)<br>mode             | $2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$ | 0.0625         |      | 1    | μS   |
|  |              |  | LS (Low-<br>speed main)<br>mode | $1.8~V \leq V_{DD} \leq 5.5~V$                                | 0.125          |      | 1    | μs   |
|  |              | During self  | HS (High-                       | $2.7~V \leq V_{DD} \leq 5.5~V$                                | 0.04167        |      | 1    | μS   |
|  |              | programming  | speed main)<br>mode             | $2.4~V \leq V_{DD} < 2.7~V$                                   | 0.0625         |      | 1    | μS   |
|  |              |  | LS (Low-<br>speed main)<br>mode | $1.8~V \le V_{DD} \le 5.5~V$                                  | 0.125          |      | 1    | μs   |
| External main system clock                                 | fex          | $2.7~V \leq V_{DD} \leq 5.5~V$   |                                 |   | 1.0            |      | 20.0 | MHz  |
| frequency  |              | $2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$<br>$1.8 \text{ V} \le \text{V}_{DD} < 2.4 \text{ V}$ |                                 |   | 1.0            |      | 16.0 | MHz  |
|  |              |  |                                 |   | 1.0            |      | 8.0  | MHz  |
| External main system clock                                 | texh, texl   | EXH, $texh$ , $texh$ $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$                                      |                                 |   |                |      |      | ns   |
| input high-level width, low-level width                    |              | $2.4~V \leq V_{DD} < 2.7~V$  |                                 |   | 30             |      |      | ns   |
| level width  |              | $1.8~V \leq V_{DD} < 2.4~V$  |                                 |   | 60             |      |      | ns   |
| TI00 to TI07 input high-level width, low-level width       | тпн, тп∟     |  |                                 |   | 1/fмск +<br>10 |      |      | ns   |
| TO00 to TO07 output  | fто          | 4.0 V ≤ V <sub>DD</sub> ≤ 5  | .5 V                            |   |                |      | 12   | MHz  |
| frequency  |              | $2.7~V \leq V_{DD} < 4$  | .0 V                            |   |                |      | 8    | MHz  |
|  |              | 1.8 V ≤ V <sub>DD</sub> < 2  | .7 V                            |   |                |      | 4    | MHz  |
| PCLBUZ0, or PCLBUZ1  | <b>f</b> PCL | 4.0 V ≤ V <sub>DD</sub> ≤ 5  | .5 V                            |   |                |      | 16   | MHz  |
| output frequency   |              | $2.7~V \leq V_{DD} < 4$  | .0 V                            |   |                |      | 8    | MHz  |
|  |              | 1.8 V ≤ V <sub>DD</sub> < 2.7 V  |                                 |   |                | 4    | MHz  |      |
| INTP0 to INTP5 input high-<br>level width, low-level width | tinth, tintl |  |                                 |   | 1              |      |      | μS   |
| KR0 to KR9 input available width                           | tkr          |  |                                 |   | 250            |      |      | ns   |
| RESET low-level width                                      | trsl         |  |                                 |   | 10             |      |      | μS   |

## Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0 (TMR0n). n: Channel number (n = 0 to 7))

## 2.5 Peripheral Functions Characteristics

#### **AC Timing Test Point**



#### 2.5.1 Serial array unit

#### (1) During communication at same potential (UART mode)

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

|               | ,      | 3 1 = 122 = 0.0 1, 133 = 0 1,   |      |                 |      |                 |      |  |
|---------------|--------|---|------|-----------------|------|-----------------|------|--|
| Parameter     | Symbol | Conditions  |      | h-speed<br>Mode | ,    | /-speed<br>Mode | Unit |  |
|               |        |   | MIN. | MAX.            | MIN. | MAX.            |      |  |
| Transfer rate |        |   |      | fмск/6          |      | fмск/6          | bps  |  |
| Note 1        |        | Theoretical value of the maximum transfer rate $f_{\text{CLK}} = f_{\text{MCK}}^{\text{Note2}}$ |      | 4.0             |      | 1.3             | Mbps |  |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:


HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)

16 MHz (2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)


LS (low-speed main) mode:  $8 \text{ MHz} (1.8 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V})$ 

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### **UART** mode connection diagram (during communication at same potential)



#### **UART** mode bit width (during communication at same potential) (reference)



**Remarks 1.** q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

# (2) During communication at same potential (CSI mode) (master mode, SCK00... internal clock output, corresponding CSI00 only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

| Parameter  | Symbol        | Conditions                     | HS (high-spo | ,    | LS (low-sp | Unit |    |
|--|---------------|--------------------------------|--------------|------|------------|------|----|
|  |               |                                | MIN.         | MAX. | MIN.       | MAX. |    |
| SCK00 cycle time                                   | tkCY1         | tkcy1 ≥ 2/fclk                 | 83.3         |      | 250        |      | ns |
| SCK00 high-/low- tкн1,                             | <b>t</b> кн1, | $4.0~V \leq V_{DD} \leq 5.5~V$ | tkcy1/2-7    |      | tkcy1/2-50 |      | ns |
| level width  | <b>t</b> KL1  | $2.7~V \leq V_{DD} \leq 5.5~V$ | tkcy1/2-10   |      | tkcy1/2-50 |      | ns |
| SI00 setup time                                    | tsıĸı         | $4.0~V \leq V_{DD} \leq 5.5~V$ | 23           |      | 110        |      | ns |
| (to SCK00↑) Note 1                                 |               | $2.7~V \leq V_{DD} \leq 5.5~V$ | 33           |      | 110        |      | ns |
| SI00 hold time<br>(from SCK00↑) Note2              | tksi1         |                                | 10           |      | 10         |      | ns |
| Delay time from<br>SCK00↓ to SO00<br>output Note 3 | tkso1         | C = 20 pF Note 4               |              | 10   |            | 10   | ns |

- **Notes 1.** When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The SI00 setup time becomes "to  $SCK00\downarrow$ " when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
  - 2. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The SI00 hold time becomes "from SCK00↓" when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
  - 3. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The delay time to SO00 output becomes "from SCK00 $\uparrow$ " when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
  - 4. C is the load capacitance of the SCK00 and SO00 output lines.

**Caution** Select the normal input buffer for the SI00 pin and the normal output mode for the SO00 and SCK00 pins by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).

Remarks 1. This specification is valid only when CSI00's peripheral I/O redirect function is not used.

 fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)

- Remarks 1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.)
  - 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.))

#### (5) During communication at same potential (simplified I<sup>2</sup>C mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

| Parameter                     | Symbol  | Conditions   | HS (high-speed      | main) Mode | Unit |
|-------------------------------|---------|--|---------------------|------------|------|
|                               |         |  | LS (low-speed       | main) Mode |      |
|                               |         |  | MIN.                | MAX.       |      |
| SCLr clock frequency          | fscL    | $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V},$      |                     | 400 Note 1 | kHz  |
|                               |         | $C_b=100~pF,~R_b=3~k\Omega$                        |                     |            |      |
|                               |         | $1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$ |                     | 300 Note 1 | kHz  |
|                               |         | $C_b=100~pF,~R_b=5~k\Omega$                        |                     |            |      |
| Hold time when SCLr = "L"     | tLOW    | $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V},$      | 1150                |            | ns   |
|                               |         | $C_b=100~pF,~R_b=3~k\Omega$                        |                     |            |      |
|                               |         | $1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$ | 1550                |            | ns   |
|                               |         | $C_b=100~pF,~R_b=5~k\Omega$                        |                     |            |      |
| Hold time when SCLr = "H"     | thigh   | $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V},$      | 1150                |            | ns   |
|                               |         | $C_b=100~pF,~R_b=3~k\Omega$                        |                     |            |      |
|                               |         | $1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$ | 1550                |            | ns   |
|                               |         | $C_b=100~pF,~R_b=5~k\Omega$                        |                     |            |      |
| Data setup time (reception)   | tsu:dat | $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V},$      | 1/fмск + 145 Note 2 |            | ns   |
|                               |         | $C_b=100~pF,~R_b=3~k\Omega$                        |                     |            |      |
|                               |         | $1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$ | 1/fмск + 230 Note 2 |            | ns   |
|                               |         | $C_b=100~pF,~R_b=5~k\Omega$                        |                     |            |      |
| Data hold time (transmission) | thd:dat | $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V},$      | 0                   | 355        | ns   |
|                               |         | $C_b=100~pF,~R_b=3~k\Omega$                        |                     |            |      |
|                               |         | $1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$ | 0                   | 405        | ns   |
|                               |         | $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$    |                     |            |      |

Notes 1. The value must also be equal to or less than fmck/4.

2. Set tsu:DAT so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".

**Caution** Select the N-ch open drain output (V<sub>DD</sub> tolerance) mode for SDAr by using port output mode register h (POMh).

(Remarks are listed on the next page.)

#### (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

| Parameter  | Symbol   |  | Conditions   |           | nigh-speed<br>in) Mode | LS (low-speed main) Mode |               | Unit |
|------------|--|--|--|-----------|------------------------|--------------------------|---------------|------|
|            |  |  |  | MIN.      | MAX.                   | MIN.                     | MAX.          |      |
| Transfer   |  | Reception  | $4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V},$  |           | fмск/6                 |                          | fмск/6        | bps  |
| rate Note4 |  |  | $2.7~V \leq V_b \leq 4.0~V$  |           | Note1                  |                          | Note1         |      |
|            |  |  | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$   |           | 4.0                    |                          | 1.3           | Mbps |
|            |  | $2.7 \text{ V} \le V_{DD} < 4.0 \text{ V},$                                |  | fмск/6    |                        | fмск/6                   | bps           |      |
|            |  |  | $2.3~V \leq V_b \leq 2.7~V$  |           | Note1                  |                          | Note1         |      |
|            |  | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note3}$ |  | 4.0       |                        | 1.3                      | Mbps          |      |
|            |  |  | $1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$   |           | fмск/6                 |                          | fмск/6        | bps  |
|            |  | $1.6~V \leq V_b \leq 2.0~V$  |  | Notes1, 2 |                        | Notes1, 2                |               |      |
|            |  | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note3}$ |  | 4.0       |                        | 1.3                      | Mbps          |      |
|            |  | Transmission   | $4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$   |           | Note4                  |                          | Note4         | bps  |
|            |  |  | $2.7~V \leq V_b \leq 4.0~V$  |           |                        |                          |               |      |
|            |  |  | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$ |           | 2.8<br>Note5           |                          | 2.8<br>Note5  | Mbps |
|            |  |  | $2.7 \text{ V} \le V_{DD} < 4.0 \text{ V},$  |           | Note6                  |                          | Note6         | bps  |
|            |  |  | $2.3~V \leq V_b \leq 2.7~V,$   |           |                        |                          |               |      |
|            | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF},  R_b = 2.7 \text{ k}\Omega,  V_b = 2.3 \text{ V}$ |  | 1.2<br>Note7   |           | 1.2<br>Note7           | Mbps                     |               |      |
|            |  | $1.8 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V},$                  |  | Notes     |                        | Notes                    | bps           |      |
|            |  | $1.6~V \leq V_b \leq 2.0~V$  |  | 2, 8      |                        | 2, 8                     |               |      |
|            |  |  | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$ |           | 0.43<br>Note9          |                          | 0.43<br>Note9 | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. Use it with  $V_{DD} \ge V_b$ .
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)

16 MHz (2.4 V 
$$\leq$$
 V<sub>DD</sub>  $\leq$  5.5 V)

LS (low-speed main) mode:  $8 \text{ MHz} (1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V})$ 

**4.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V and 2.7 V  $\leq$  V<sub>b</sub>  $\leq$  4.0 V

$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\left\{-C_b \times R_b \times \text{ln } (1-\frac{2.2}{V_b})\right\} \times 3} \quad \text{[bps]}$$

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.


# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 


| Parameter                            | Symbol | Conditions  | , ,  | h-speed<br>Mode | LS (low-speed main) Mode |      | Unit |
|--------------------------------------|--------|---|------|-----------------|--------------------------|------|------|
|                                      |        |   | MIN. | MAX.            | MIN.                     | MAX. |      |
| SIp setup time<br>(to SCKp↓) Note 1  | tsıĸı  | $ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $   | 44   |                 | 110                      |      | ns   |
|                                      |        | $ 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $   | 44   |                 | 110                      |      | ns   |
|                                      |        | $ \begin{aligned} 1.8 \ V & \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ C_b & = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{aligned} $     | 110  |                 | 110                      |      | ns   |
| SIp hold time<br>(from SCKp↓) Note 1 | tksii  | $ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $   | 19   |                 | 19                       |      | ns   |
|                                      |        | $ 2.7 \; V \leq V_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $   | 19   |                 | 19                       |      | ns   |
|                                      |        | $ \begin{aligned} &1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \\ &C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{aligned} $ | 19   |                 | 19                       |      | ns   |
| Delay time from SCKp↑ to             | tkso1  | $ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $   |      | 25              |                          | 25   | ns   |
| SOp output Note 1                    |        | $ 2.7 \; V \leq V_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $   |      | 25              |                          | 25   | ns   |
|                                      |        | $ \begin{aligned} &1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \\ &C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{aligned} $ |      | 25              |                          | 25   | ns   |

- Notes 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. Use it with  $V_{DD} \ge V_b$ .
- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R<sub>b</sub> [ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - 2. p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)

#### CSI mode connection diagram (during communication at different potential)




## CSI mode connection diagram (during communication at different potential)




- **Remarks 1.** Rb  $[\Omega]$ : Communication line (SOp) pull-up resistance, Cb [F]: Communication line (SOp) load capacitance, Vb [V]: Communication line voltage
  - 2. p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)
  - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 10))


# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



## Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



#### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** Rb  $[\Omega]$ : Communication line (SDAr, SCLr) pull-up resistance, Cb [F]: Communication line (SDAr, SCLr) load capacitance, Vb [V]: Communication line voltage
  - **2.** r: IIC Number (r = 00, 20)
  - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
    - m: Unit number (m = 0,1), n: Channel number (n = 0)
  - **4.** Simplified I<sup>2</sup>C mode is supported only by the R5F102 products.

## 2.9 Dedicated Flash Memory Programmer Communication (UART)


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

| Parameter     | Symbol | Conditions                | MIN.    | TYP. | MAX.      | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate |        | During serial programming | 115,200 |      | 1,000,000 | bps  |

## 2.10 Timing of Entry to Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$ 

| $(1A = -40 \text{ to } +65^{\circ}\text{C}, 1.8 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{ V}$   | ,       | O a maliki a ma  | MINI | TVD  | MAN  | Llasia |
|--|---------|--|------|------|------|--------|
| Parameter  | Symbol  | Conditions   | MIN. | TYP. | MAX. | Unit   |
| Time to complete the communication for the initial setting after the external reset is released  | tsuinit | POR and LVD reset are released before external reset release |      |      | 100  | ms     |
| Time to release the external reset after the TOOL0 pin is set to the low level   | tsu     | POR and LVD reset are released before external reset release | 10   |      |      | μs     |
| Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory) | tно     | POR and LVD reset are released before external reset release | 1    |      |      | ms     |



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

 $t_{\text{SU}}$ : Time to release the external reset after the TOOL0 pin is set to the low level

thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

(2/4)

| Parameter                 | Symbol           | Conditions   |                                 |  | TYP. | MAX.           | Unit |
|---------------------------|------------------|--|---------------------------------|--|------|----------------|------|
| Output current, lowNote 1 | lo <sub>L1</sub> | 20-, 24-pin products: Per pin for P00 to P03 <sup>Note 4</sup> , P10 to P14, P40 to P42      |                                 |  |      | 8.5<br>Note 2  | mA   |
|                           |                  | 30-pin products:<br>Per pin for P00, P01, P10 to P17, P30,<br>P31, P40, P50, P51, P120, P147 |                                 |  |      |                |      |
|                           |                  | Per pin for P60, P61   |                                 |  |      | 15.0<br>Note 2 | mA   |
|                           |                  | Total of P40 to P42  | $4.0~V \leq V_{DD} \leq 5.5~V$  |  |      | 25.5           | mA   |
|                           |                  |  | $2.7~V \leq V_{DD} < 4.0~V$     |  |      | 9.0            | mA   |
|                           |                  |  | 2.4 V ≤ V <sub>DD</sub> < 2.7 V |  |      | 1.8            | mA   |
|                           |                  | Total of P00 to P03 <sup>Note 4</sup> , P10 to P14, P60, P61                                 | $4.0~V \leq V_{DD} \leq 5.5~V$  |  |      | 40.0           | mA   |
|                           |                  |  | $2.7~V \leq V_{DD} < 4.0~V$     |  |      | 27.0           | mA   |
|                           |                  |  | 2.4 V ≤ V <sub>DD</sub> < 2.7 V |  |      | 5.4            | mA   |
|                           |                  | Total of all pins (When duty ≤ 70% Note 3)   |                                 |  |      | 65.5           | mA   |
|                           | lo <sub>L2</sub> | Per pin for P20 to P23   |                                 |  |      | 0.4            | mA   |
|                           |                  | Total of all pins  |                                 |  |      | 1.6            | mA   |

**Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

- 2. However, do not exceed the total current value.
- **3.** The output current value under conditions where the duty factor  $\leq 70\%$ .

If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

- Total output current of pins =  $(lol \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. 24-pin products only.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

#### (3) Peripheral functions (Common to all products)

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter   | Symbol                 | Conditions         |   | MIN. | TYP. | MAX.  | Unit |
|---|------------------------|--------------------|---|------|------|-------|------|
| Low-speed onchip oscillator operating current     | IFIL Note 1            |                    |   |      | 0.20 |       | μΑ   |
| 12-bit interval timer operating current           | ITMKA<br>Notes 1, 2, 3 |                    |   |      | 0.02 |       | μΑ   |
| Watchdog timer operating current                  | WDT<br>Notes 1, 2, 4   | fı∟ = 15 kHz       | fil = 15 kHz  |      | 0.22 |       | μА   |
| A/D converter                                     | IADC                   | When conversion    | Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V                           |      | 1.30 | 1.70  | mA   |
| operating current                                 | Notes 1, 5             | at maximum speed   | Low voltage mode,<br>AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V                   |      | 0.50 | 0.70  | mA   |
| A/D converter reference voltage operating current | ADREF<br>Note 1        |                    |   |      | 75.0 |       | μΑ   |
| Temperature sensor operating current              | ITMPS<br>Note 1        |                    |   |      | 75.0 |       | μА   |
| LVD operating current                             | ILVD<br>Notes 1, 6     |                    |   |      | 0.08 |       | μА   |
| Self-programming operating current                | FSP<br>Notes 1, 8      |                    |   |      | 2.00 | 12.20 | mA   |
| BGO operating current                             | BGO<br>Notes 1, 7      |                    |   |      | 2.00 | 12.20 | mA   |
| SNOOZE operating current                          | Isnoz                  | ADC operation      | The mode is performed Note 9  |      | 0.50 | 1.10  | mA   |
|   | Note 1                 |                    | The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V |      | 1.20 | 2.04  | mA   |
|   |                        | CSI/UART operation | 1   |      | 0.70 | 1.54  | mA   |

#### Notes 1. Current flowing to the VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and IFIL and ITMKA when the 12-bit interval timer operates.
- 4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
- **5.** Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- **6.** Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
- 7. Current flowing only during data flash rewrite.
- 8. Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 17.3.3 SNOOZE mode.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

**2.** Temperature condition of the TYP. value is  $T_A = 25^{\circ}C$ 



#### (4) During communication at same potential (simplified I<sup>2</sup>C mode)


 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

| Parameter                     | Symbol  | Conditions                                      | HS (high-speed main) Mode |            | Unit |
|-------------------------------|---------|---|---------------------------|------------|------|
|                               |         |   | MIN.                      | MAX.       |      |
| SCLr clock frequency          | fscL    | $C_b=100~pF,~R_b=3~k\Omega$                     |                           | 100 Note 1 | kHz  |
| Hold time when SCLr = "L"     | tLOW    | $C_b=100~pF,~R_b=3~k\Omega$                     | 4600                      |            | ns   |
| Hold time when SCLr = "H"     | thigh   | $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$ | 4600                      |            | ns   |
| Data setup time (reception)   | tsu:dat | $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$ | 1/fmck + 580 Note 2       |            | ns   |
| Data hold time (transmission) | thd:dat | $C_b=100~pF,~R_b=3~k\Omega$                     | 0                         | 1420       | ns   |


- Notes 1. The value must also be equal to or less than fmck/4.
  - 2. Set tsu:DAT so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".

**Caution** Select the N-ch open drain output (V<sub>DD</sub> tolerance) mode for SDAr by using port output mode register h (POMh).

#### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



## Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** R<sub>b</sub>  $[\Omega]$ :Communication line (SDAr) pull-up resistance
  - Cb [F]: Communication line (SCLr, SDAr) load capacitance
  - 2. r: IIC number (r = 00, 01, 11, 20), h: = POM number (h = 0, 1, 4, 5)
  - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
    - m: Unit number (m = 0, 1), n: Channel number (0, 1, 3))

## (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$ 

| Parameter Symbol    |              | Conditions   |  | HS (high-speed main)<br>Mode |                   | Unit |
|---------------------|--------------|--|--|------------------------------|-------------------|------|
|                     |              |  |  | MIN.                         | MAX.              |      |
| Transfer rate Note4 |              | Reception  | $ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, $ $ 2.7 \ V \leq V_b \leq 4.0 \ V $  |                              | fMCK/12<br>Note 1 | bps  |
|                     |              |  | Theoretical value of the maximum transfer rate fmck = fclk Note 2  |                              | 2.0               | Mbps |
|                     |              |  | $2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$<br>$2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$               |                              | fMCK/12<br>Note 1 | bps  |
|                     |              |  | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note \ 2}$  |                              | 2.0               | Mbps |
|                     |              | $2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$<br>$1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$               |  | fMCK/12<br>Note 1            | bps               |      |
|                     |              |  | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$  |                              | 2.0               | Mbps |
|                     | Transmission | $4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$<br>$2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$             |  | Note 3                       | bps               |      |
|                     |              |  | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF},  R_b = 1.4 \text{ k}\Omega,  V_b = 2.7 \text{ V}$ |                              | 2.0<br>Note 4     | Mbps |
|                     |              | $2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$<br>$2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$              |  | Note 5                       | bps               |      |
|                     |              | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF},  R_b = 2.7 \text{ k}\Omega,  V_b = 2.3 \text{ V}$ |  | 1.2<br>Note 6                | Mbps              |      |
|                     |              |  | $2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$<br>$1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$               |                              | Notes<br>2, 7     | bps  |
|                     |              |  | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF},  R_b = 5.5 \text{ k}\Omega,  V_b = 1.6 \text{ V}$ |                              | 0.43<br>Note 8    | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)

16 MHz (2.4 V 
$$\leq$$
 V<sub>DD</sub>  $\leq$  5.5 V)

3. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V  $\leq$  VDD  $\leq$  5.5 V and 2.7 V  $\leq$  Vb  $\leq$  4.0 V

$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \text{In } (1-\frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- nt may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

## Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141