

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 24MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, UART/USART   |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 18  |
| Program Memory Size        | 16KB (16K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1.5K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 11x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 24-WFQFN Exposed Pad  |
| Supplier Device Package    | 24-HWQFN (4x4)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1037aana-w0 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

O ROM, RAM capacities

| Code flash | Data flash | RAM    | 20 pins         | 24 pins         | 30 pins  |
|------------|------------|--------|-----------------|-----------------|----------|
| 16 KB      | 2 KB       | 2 KB   | _               | _               | R5F102AA |
|            | _          |        | _               | _               | R5F103AA |
|            | 2 KB       | 1.5 KB | R5F1026A Note 1 | R5F1027A Note 1 | _        |
|            | _          |        | R5F1036A Note 1 | R5F1037A Note 1 | _        |
| 12 KB      | 2KB        | 1 KB   | R5F10269 Note 1 | R5F10279 Note 1 | R5F102A9 |
|            | _          |        | R5F10369 Note 1 | R5F10379 Note 1 | R5F103A9 |
| 8 KB       | 2 KB       | 768 B  | R5F10268 Note 1 | R5F10278 Note 1 | R5F102A8 |
|            | _          |        | R5F10368 Note 1 | R5F10378 Note 1 | R5F103A8 |
| 4 KB       | 2KB        | 512 B  | R5F10267        | R5F10277        | R5F102A7 |
|            | _          |        | R5F10367        | R5F10377        | R5F103A7 |
| 2 KB       | 2 KB       | 256 B  | R5F10266 Note 2 | _               | _        |
|            | _          |        | R5F10366 Note 2 | _               | _        |

Notes 1. This is 640 bytes when the self-programming function or data flash function is used. (For details, see CHAPTER 3 CPU ARCHITECTURE.)


2. The self-programming function cannot be used for R5F10266 and R5F10366.

**Caution** When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.

### 1.2 List of Part Numbers

<R>

Figure 1-1. Part Number, Memory Size, and Package of RL78/G12




- Notes 1. For details about the differences between the R5F102 products and the R5F103 products of RL78/G12, see 1.1 Differences between the R5F102 Products and the R5F103 Products.
  - 2. Products only for "A: Consumer applications ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )" and "D: Industrial applications ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )"

# 1.5 Pin Identification

| ANI0 to ANI3,       |                                   | REGC:                   | Regulator Capacitance                  |
|---------------------|-----------------------------------|-------------------------|--|
| ANI16 to ANI22:     | Analog input                      | RESET:                  | Reset                                  |
| AVREFM:             | Analog Reference Voltage Minus    | RxD0 to RxD2:           | Receive Data                           |
| AVREFP:             | Analog reference voltage plus     | SCK00, SCK01, SCK11,    |  |
| EXCLK:              | External Clock Input              | SCK20:                  | Serial Clock Input/Output              |
|                     | (Main System Clock)               | SCL00, SCL01,           |  |
| INTP0 to INTP5      | Interrupt Request From Peripheral | SCL11, SCL20, SCLA0:    | Serial Clock Input/Output              |
| KR0 to KR9:         | Key Return                        | SDA00, SDA01, SDA11,    |  |
| P00 to P03:         | Port 0                            | SDA20, SDAA0:           | Serial Data Input/Output               |
| P10 to P17:         | Port 1                            | SI00, SI01, SI11, SI20: | Serial Data Input                      |
| P20 to P23:         | Port 2                            | SO00, SO01, SO11,       |  |
| P30 to P31:         | Port 3                            | SO20:                   | Serial Data Output                     |
| P40 to P42:         | Port 4                            | TI00 to TI07:           | Timer Input                            |
| P50, P51:           | Port 5                            | TO00 to TO07:           | Timer Output                           |
| P60, P61:           | Port 6                            | TOOL0:                  | Data Input/Output for Tool             |
| P120 to P122, P125: | Port 12                           | TOOLRxD, TOOLTxD:       | Data Input/Output for External         |
| P137:               | Port 13                           |                         | Device                                 |
| P147:               | Port 14                           | TxD0 to TxD2:           | Transmit Data                          |
| PCLBUZ0, PCLBUZ1:   | Programmable Clock Output/        | VDD:                    | Power supply                           |
|                     | Buzzer Output                     | Vss:                    | Ground                                 |
|                     |                                   | X1, X2:                 | Crystal Oscillator (Main System Clock) |

## 1.6.2 24-pin products



Note Provided only in the R5F102 products.

### 1.7 Outline of Functions

<R>

This outline describes the function at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

|                         | Item                                   | 20-   | 20-pin  |                  | pin                              | 30                  | -pin                              |  |
|-------------------------|--|---|---|------------------|----------------------------------|---------------------|-----------------------------------|--|
|                         |  | R5F1026x  | R5F1036x  | R5F1027x         | R5F1037x                         | R5F102Ax            | R5F103Ax                          |  |
| Code flas               | h memory                               | 2 to 16   | KB Note 1   |                  | 4 to 1                           | 16 KB               |                                   |  |
| Data flasi              | n memory                               | 2 KB  | -   | 2 KB             | =                                | 2 KB                | -                                 |  |
| RAM                     |  | 256 B to  | o 1.5 KB  | 512 B to         | 1.5 KB                           | 512 B               | to 2KB                            |  |
| Address                 | space                                  |   |   | 1 N              | МВ                               |                     |                                   |  |
| Main<br>system<br>clock | High-speed system clock                | HS (High-spee   | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode : 1 to 20 MHz ( $V_{DD}$ = 2.7 to 5.5 V), HS (High-speed main) mode : 1 to 16 MHz ( $V_{DD}$ = 2.4 to 5.5 V), LS (Low-speed main) mode : 1 to 8 MHz ( $V_{DD}$ = 1.8 to 5.5 V) |                  |                                  |                     |                                   |  |
|                         | High-speed on-chip oscillator clock    | HS (High-spee   | d main) mode : 1<br>d main) mode : 1<br>d main) mode : 1  | to 16 MHz (VDD = | = 2.4 to 5.5 V),                 |                     |                                   |  |
| Low-spee                | ed on-chip oscillator clock            | 15 kHz (TYP)  |   |                  |                                  |                     |                                   |  |
| General-                | ourpose register                       | (8-bit register   | × 8) × 4 banks  |                  |                                  |                     |                                   |  |
| Minimum                 | instruction execution time             | n execution time 0.04167 $\mu$ s (High-speed on-chip oscillator clock: fill = 24 MHz operation) |   |                  |                                  |                     |                                   |  |
|                         |  | 0.05 μs (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)                           |   |                  |                                  |                     |                                   |  |
| Instructio              | n set                                  | Data transfer (8/16 bits)   |   |                  |                                  |                     |                                   |  |
|                         |  | Adder and subtractor/logical operation (8/16 bits)  |   |                  |                                  |                     |                                   |  |
|                         |  | Multiplication (8 bits × 8 bits)  |   |                  |                                  |                     |                                   |  |
|                         | 1                                      | Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation),           |   |                  |                                  |                     | tion), etc.                       |  |
| I/O port                | Total                                  | 1   | 8   | 2                | 2                                | 2                   | 26                                |  |
|                         | CMOS I/O                               | (N-ch (   | 2<br>D.D. I/O<br>nd voltage]: 4)  | (N-ch C          | 6<br>D.D. I/O<br>nd voltage]: 5) | (N-ch (             | 21<br>O.D. I/O<br>nd voltage]: 9) |  |
|                         | CMOS input                             | ,   | 4   | 4                | 4                                | ;                   | 3                                 |  |
|                         | N-ch open-drain I/O<br>(6 V tolerance) |   |   | 2                | 2                                |                     |                                   |  |
| Timer                   | 16-bit timer                           | 4 channels 8 channels   |   |                  |                                  |                     | nnels                             |  |
|                         | Watchdog timer                         |   |   | 1 cha            | annel                            |                     |                                   |  |
|                         | 12-bit Interval timer                  |   |   | 1 cha            | annel                            |                     |                                   |  |
|                         | Timer output                           |   | 4 cha<br>(PWM outp  |                  |                                  | 8 cha<br>(PWM outpu |                                   |  |

Notes 1. The self-programming function cannot be used in the R5F10266 and R5F10366.

- 2. The maximum number of channels when PIOR0 is set to 1.
- 3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). (See 6.9.3 Operation as multiple PWM output function.)

**Caution** When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.





## 2.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

| Parameter                                    | Symbols          |                    | Conditions   | Ratings  | Unit |
|--|------------------|--------------------|--|--|------|
| Supply Voltage                               | V <sub>DD</sub>  |                    |  | -0.5 to + 6.5  | V    |
| REGC terminal input voltage <sup>Note1</sup> | VIREGC           | REGC               |  | -0.3 to +2.8<br>and -0.3 to V <sub>DD</sub> + 0.3<br><sub>Note 2</sub> | V    |
| Input Voltage                                | VII              | Other than P60, F  | P61  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 3</sup>                        | V    |
|  | Vı2              | P60, P61 (N-ch o   | pen drain)   | -0.3 to 6.5  | V    |
| Output Voltage                               | Vo               |                    |  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 3</sup>                        | V    |
| Analog input voltage                         | Val              | 20-, 24-pin produc | cts: ANI0 to ANI3, ANI16 to ANI22  | -0.3 to V <sub>DD</sub> + 0.3  | V    |
|  |                  | 30-pin products: A | ANIO to ANI3, ANI16 to ANI19   | and -0.3 to<br>AVREF(+)+0.3 Notes 3, 4                                 |      |
| Output current, high                         | <b>І</b> он1     | Per pin            | Other than P20 to P23  | -40  | mA   |
|  |                  | Total of all pins  | All the terminals other than P20 to P23  | -170   | mA   |
|  |                  |                    | 20-, 24-pin products: P40 to P42   | -70  | mA   |
|  |                  |                    | 30-pin products: P00, P01, P40, P120   |  |      |
|  |                  |                    | 20-, 24-pin products: P00 to P03 <sup>Note 5</sup> ,<br>P10 to P14<br>30-pin products: P10 to P17, P30, P31,<br>P50, P51, P147                     | -100   | mA   |
|  | <b>І</b> он2     | Per pin            | P20 to P23   | -0.5   | mA   |
|  |                  | Total of all pins  |  | -2   | mA   |
| Output current, low                          | lo <sub>L1</sub> | Per pin            | Other than P20 to P23  | 40   | mA   |
|  |                  | Total of all pins  | All the terminals other than P20 to P23  | 170  | mA   |
|  |                  |                    | 20-, 24-pin products: P40 to P42<br>30-pin products: P00, P01, P40, P120   | 70   | mA   |
|  |                  |                    | 20-, 24-pin products: P00 to P03 <sup>Note 5</sup> ,<br>P10 to P14, P60, P61<br>30-pin products: P10 to P17, P30, P31,<br>P50, P51, P60, P61, P147 | 100  | mA   |
|  | lo <sub>L2</sub> | Per pin            | P20 to P23   | 1  | mA   |
|  |                  | Total of all pins  |  | 5  | mA   |
| Operating ambient temperature                | Та               |                    |  | -40 to +85   | °C   |
| Storage temperature                          | T <sub>stg</sub> |                    |  | -65 to +150  | °C   |

Notes 1. 30-pin product only.

- 2. Connect the REGC pin to  $V_{SS}$  via a capacitor (0.47 to 1  $\mu$ F). This value determines the absolute maximum rating of the REGC pin. Do not use it with voltage applied.
- 3. Must be 6.5 V or lower.
- 4. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
- 5. 24-pin products only.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port

- **2.** AVREF(+): + side reference voltage of the A/D converter.
- 3. Vss: Reference voltage



 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le VDD \le 5.5 \text{ V}, Vss = 0 \text{ V})$ 

(3/4)

| •                    |                     | , ,  |   |                      |      |                    |          |
|----------------------|---------------------|--|---|----------------------|------|--------------------|----------|
| Parameter            | Symbol              | Condition  | s   | MIN.                 | TYP. | MAX.               | Unit     |
| Input voltage, high  | V <sub>IH1</sub>    | Normal input buffer  |   | 0.8V <sub>DD</sub>   |      | V <sub>DD</sub>    | ٧        |
|                      |                     | 20-, 24-pin products: P00 to P0<br>P40 to P42  | 03 <sup>Note 2</sup> , P10 to P14,  |                      |      |                    |          |
|                      |                     | 30-pin products: P00, P01, P1<br>P40, P50, P51, P120, P147                                       | 0 to P17, P30, P31,   |                      |      |                    |          |
|                      | V <sub>IH2</sub>    | TTL input buffer   | $4.0~V \leq V_{DD} \leq 5.5~V$  | 2.2                  |      | V <sub>DD</sub>    | ٧        |
|                      |                     | 20-, 24-pin products: P10, P11   | $3.3~V \leq V_{DD} < 4.0~V$   | 2.0                  |      | V <sub>DD</sub>    | ٧        |
|                      |                     | 30-pin products: P01, P10,<br>P11, P13 to P17  | 1.8 V ≤ V <sub>DD</sub> < 3.3 V   | 1.5                  |      | V <sub>DD</sub>    | <b>V</b> |
|                      | VIH3                | P20 to P23   |   | 0.7V <sub>DD</sub>   |      | V <sub>DD</sub>    | ٧        |
|                      | V <sub>IH4</sub>    | P60, P61   |   | 0.7V <sub>DD</sub>   |      | 6.0                | ٧        |
|                      | V <sub>IH5</sub>    | P121, P122, P125 <sup>Note 1</sup> , P137, I   | EXCLK, RESET  | 0.8V <sub>DD</sub>   |      | V <sub>DD</sub>    | ٧        |
| Input voltage, low   | VIL1                | Normal input buffer  20-, 24-pin products: P00 to P03 <sup>Note 2</sup> , P10 to P14, P40 to P42 |   | 0                    |      | 0.2V <sub>DD</sub> | ٧        |
|                      |                     |  |   |                      |      |                    |          |
|                      |                     | 30-pin products: P00, P01, P10<br>P40, P50, P51, P120, P147                                      | to P17, P30, P31,   |                      |      |                    |          |
|                      | V <sub>IL2</sub>    | TTL input buffer   | $4.0~V \leq V_{DD} \leq 5.5~V$  | 0                    |      | 0.8                | >        |
|                      |                     | 20-, 24-pin products: P10, P11   | $3.3~V \leq V_{DD} < 4.0~V$   | 0                    |      | 0.5                | ٧        |
|                      |                     | 30-pin products: P01, P10,<br>P11, P13 to P17  | $1.8~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.3~\textrm{V}$                                   | 0                    |      | 0.32               | V        |
|                      | V <sub>IL3</sub>    | P20 to P23   |   | 0                    |      | 0.3V <sub>DD</sub> | ٧        |
|                      | V <sub>IL4</sub>    | P60, P61   |   | 0                    |      | 0.3V <sub>DD</sub> | ٧        |
|                      | V <sub>IL5</sub>    | P121, P122, P125 <sup>Note 1</sup> , P137, I   | EXCLK, RESET  | 0                    |      | 0.2V <sub>DD</sub> | ٧        |
| Output voltage, high | V <sub>OH1</sub>    | 20-, 24-pin products:<br>P00 to P03 <sup>Note 2</sup> , P10 to P14,                              | $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $1_{\text{OH1}} = -10.0 \text{ mA}$ | V <sub>DD</sub> -1.5 |      |                    | V        |
|                      |                     | P40 to P42<br>30-pin products:   | $4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -3.0 \text{ mA}$                | V <sub>DD</sub> -0.7 |      |                    | V        |
|                      | P31, P40, P50, P51, | P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120,   | $2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OH1} = -2.0~mA$   | V <sub>DD</sub> -0.6 |      |                    | V        |
|                      |                     | P147   | $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -1.5 \text{ mA}$                | V <sub>DD</sub> -0.5 |      |                    | V        |
|                      | V <sub>OH2</sub>    | P20 to P23   | Iон₂ = −100 μA  | V <sub>DD</sub> -0.5 |      |                    | V        |

Notes 1. 20, 24-pin products only.

2. 24-pin products only.

Caution The maximum value of V<sub>IH</sub> of pins P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products is V<sub>DD</sub> even in N-ch open-drain mode. High level is not output in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



### (3) Peripheral functions (Common to all products)

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter   | Symbol                 |                    | Conditions  | MIN. | TYP. | MAX.  | Unit |
|---|------------------------|--------------------|---|------|------|-------|------|
| Low-speed onchip oscillator operating current           | FIL Note 1             |                    |   |      | 0.20 |       | μΑ   |
| 12-bit interval timer operating current                 | ÎTMKA<br>Notes 1, 2, 3 |                    |   |      | 0.02 |       | μΑ   |
| Watchdog timer operating current                        | WDT<br>Notes 1, 2, 4   | fıL = 15 kHz       |   |      | 0.22 |       | μΑ   |
| A/D converter   | IADC Notes 1, 5        | When conversion at | Normal mode, AVREFP = VDD = 5.0 V   |      | 1.30 | 1.70  | mA   |
| operating current                                       |                        | maximum speed      | Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V                      |      | 0.50 | 0.70  | mA   |
| A/D converter<br>reference voltage<br>operating current | ADREF Note 1           |                    |   |      | 75.0 |       | μΑ   |
| Temperature sensor operating current                    | ITMPS Note 1           |                    |   |      | 75.0 |       | μА   |
| LVD operating current                                   | ILVD Notes 1, 6        |                    |   |      | 0.08 |       | μΑ   |
| Self-<br>programming<br>operating current               | FSP Notes 1, 8         |                    |   |      | 2.00 | 12.20 | mA   |
| BGO operating current                                   | IBGO Notes 1, 7        |                    |   |      | 2.00 | 12.20 | mA   |
| SNOOZE  | ISNOZ Note 1           | ADC operation      | The mode is performed Note 9  |      | 0.50 | 0.60  | mA   |
| operating current                                       |                        |                    | The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V |      | 1.20 | 1.44  | mA   |
|   |                        | CSI/UART operation |   |      | 0.70 | 0.84  | mA   |

## Notes 1. Current flowing to the $V_{\text{DD}}$ .

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and IFIL and ITMKA when the 12-bit interval timer operates.
- 4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
- **5.** Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- **6.** Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
- 7. Current flowing only during data flash rewrite.
- 8. Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 17.3.3 SNOOZE mode.

### Remarks 1. fil: Low-speed on-chip oscillator clock frequency

2. Temperature condition of the TYP. value is  $T_A = 25$ °C

- Remarks 1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.)
  - 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.))

### (5) During communication at same potential (simplified I<sup>2</sup>C mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 


| Parameter                     | Symbol  | Conditions   | HS (high-speed main) Mode LS (low-speed main) Mode |            | Unit |
|-------------------------------|---------|--|--|------------|------|
|                               |         |  |  |            |      |
|                               |         |  | MIN.   | MAX.       |      |
| SCLr clock frequency          | fscL    | $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V},$        |  | 400 Note 1 | kHz  |
|                               |         | $C_b=100~pF,~R_b=3~k\Omega$                          |  |            |      |
|                               |         | $1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$   |  | 300 Note 1 | kHz  |
|                               |         | $C_b=100~pF,~R_b=5~k\Omega$                          |  |            |      |
| Hold time when SCLr = "L"     | tLOW    | $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V},$        | 1150   |            | ns   |
|                               |         | $C_b=100~pF,~R_b=3~k\Omega$                          |  |            |      |
|                               |         | $1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$   | 1550   |            | ns   |
|                               |         | $C_b=100~pF,~R_b=5~k\Omega$                          |  |            |      |
| Hold time when SCLr = "H"     | tніgн   | $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ | 1150   |            | ns   |
|                               |         | $C_b=100~pF,~R_b=3~k\Omega$                          |  |            |      |
|                               |         | $1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$   | 1550   |            | ns   |
|                               |         | $C_b=100~pF,~R_b=5~k\Omega$                          |  |            |      |
| Data setup time (reception)   | tsu:dat | $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ | 1/fмск + 145 Note 2                                |            | ns   |
|                               |         | $C_b=100~pF,~R_b=3~k\Omega$                          |  |            |      |
|                               |         | $1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$   | 1/fмск + 230 Note 2                                |            | ns   |
|                               |         | $C_b=100~pF,~R_b=5~k\Omega$                          |  |            |      |
| Data hold time (transmission) | thd:dat | $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V},$        | 0  | 355        | ns   |
|                               |         | $C_b=100~pF,~R_b=3~k\Omega$                          |  |            |      |
|                               |         | $1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V},$   | 0  | 405        | ns   |
|                               |         | $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$      |  |            |      |

- Notes 1. The value must also be equal to or less than fmck/4.
  - 2. Set tsu:DAT so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".


**Caution** Select the N-ch open drain output (V<sub>DD</sub> tolerance) mode for SDAr by using port output mode register h (POMh).


(Remarks are listed on the next page.)

### **UART** mode connection diagram (during communication at different potential)



### **UART** mode bit width (during communication at different potential) (reference)





- **Remarks 1.** R<sub>b</sub>[ $\Omega$ ]: Communication line (TxDq) pull-up resistance, C<sub>b</sub>[F]: Communication line (TxDq) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - **2.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)
  - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
    - m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))
  - **4.** UART0 of the 20- and 24-pin products supports communication at different potential only when the peripheral I/O redirection function is not used.


# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 


| Parameter                               | Symbol | Conditions  | HS (high-speed main) Mode |      | (a. share |      | •  | Unit |
|---|--------|---|---------------------------|------|-----------|------|----|------|
|   |        |   | MIN.                      | MAX. | MIN.      | MAX. |    |      |
| SIp setup time<br>(to SCKp↓) Note 1     | tsıĸı  | $ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $   | 44                        |      | 110       |      | ns |      |
|   |        | $ 2.7 \; V \leq V_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $   | 44                        |      | 110       |      | ns |      |
|   |        | $ \begin{aligned} &1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \\ &C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{aligned} $ | 110                       |      | 110       |      | ns |      |
| SIp hold time tksl1 (from SCKp↓) Note 1 | tksii  | $ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $   | 19                        |      | 19        |      | ns |      |
|   |        | $ 2.7 \; V \leq V_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $   | 19                        |      | 19        |      | ns |      |
|   |        | $\begin{split} 1.8 \ V & \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ C_b & = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$           | 19                        |      | 19        |      | ns |      |
| Delay time from SCKp↑ to                | tkso1  | $ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $   |                           | 25   |           | 25   | ns |      |
| SOp output Note 1                       |        | $ 2.7 \; V \leq V_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $   |                           | 25   |           | 25   | ns |      |
|   |        | $\begin{split} 1.8 \ V & \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ C_b & = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$           |                           | 25   |           | 25   | ns |      |

- **Notes 1.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. Use it with  $V_{DD} \ge V_b$ .
- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R<sub>b</sub> [ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - 2. p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)

### CSI mode connection diagram (during communication at different potential)




### CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** Rb  $[\Omega]$ : Communication line (SOp) pull-up resistance, Cb [F]: Communication line (SOp) load capacitance, Vb [V]: Communication line voltage
  - 2. p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)
  - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 10))

# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM (ADREFM = 1), target pin: ANI0, ANI2, ANI3, and ANI16 to ANI22

(Ta = -40 to +85°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM Note 4 = 0 V, HS (high-speed main) mode)

| Parameter                                  | Symbol | Conditions       | MIN. | TYP. | MAX.        | Unit |
|--|--------|------------------|------|------|-------------|------|
| Resolution                                 | Res    |                  |      | 8    |             | bit  |
| Conversion time                            | tconv  | 8-bit resolution | 17   |      | 39          | μs   |
| Zero-scale error <sup>Notes 1, 2</sup>     | EZS    | 8-bit resolution |      |      | ±0.60       | %FSR |
| Integral linearity error <sup>Note 1</sup> | ILE    | 8-bit resolution |      |      | ±2.0        | LSB  |
| Differential linearity error Note 1        | DLE    | 8-bit resolution |      |      | ±1.0        | LSB  |
| Analog input voltage                       | VAIN   |                  | 0    |      | VBGR Note 3 | V    |

- **Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).
  - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
  - 3. Refer to 28.6.2 Temperature sensor/internal reference voltage characteristics.
  - **4.** When reference voltage (–) = Vss, the MAX. values are as follows.

Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.

Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (–) = AVREFM.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

## 2.6.4 LVD circuit characteristics

## LVD Detection Voltage of Reset Mode and Interrupt Mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{PDR} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$ 

| Parameter                | Symbol             | Conditions             | MIN. | TYP. | MAX. | Unit |
|--------------------------|--------------------|------------------------|------|------|------|------|
| Detection supply voltage | V <sub>LVD0</sub>  | Power supply rise time | 3.98 | 4.06 | 4.14 | ٧    |
|                          |                    | Power supply fall time | 3.90 | 3.98 | 4.06 | ٧    |
|                          | V <sub>LVD1</sub>  | Power supply rise time | 3.68 | 3.75 | 3.82 | ٧    |
|                          |                    | Power supply fall time | 3.60 | 3.67 | 3.74 | ٧    |
|                          | V <sub>LVD2</sub>  | Power supply rise time | 3.07 | 3.13 | 3.19 | ٧    |
|                          |                    | Power supply fall time | 3.00 | 3.06 | 3.12 | ٧    |
|                          | <b>V</b> LVD3      | Power supply rise time | 2.96 | 3.02 | 3.08 | ٧    |
|                          |                    | Power supply fall time | 2.90 | 2.96 | 3.02 | ٧    |
|                          | V <sub>LVD4</sub>  | Power supply rise time | 2.86 | 2.92 | 2.97 | ٧    |
|                          |                    | Power supply fall time | 2.80 | 2.86 | 2.91 | ٧    |
|                          | V <sub>LVD5</sub>  | Power supply rise time | 2.76 | 2.81 | 2.87 | ٧    |
|                          |                    | Power supply fall time | 2.70 | 2.75 | 2.81 | ٧    |
|                          | V <sub>LVD6</sub>  | Power supply rise time | 2.66 | 2.71 | 2.76 | ٧    |
|                          |                    | Power supply fall time | 2.60 | 2.65 | 2.70 | ٧    |
|                          | <b>V</b> LVD7      | Power supply rise time | 2.56 | 2.61 | 2.66 | ٧    |
|                          |                    | Power supply fall time | 2.50 | 2.55 | 2.60 | ٧    |
|                          | V <sub>LVD8</sub>  | Power supply rise time | 2.45 | 2.50 | 2.55 | ٧    |
|                          |                    | Power supply fall time | 2.40 | 2.45 | 2.50 | ٧    |
|                          | V <sub>LVD9</sub>  | Power supply rise time | 2.05 | 2.09 | 2.13 | ٧    |
|                          |                    | Power supply fall time | 2.00 | 2.04 | 2.08 | ٧    |
|                          | V <sub>LVD10</sub> | Power supply rise time | 1.94 | 1.98 | 2.02 | ٧    |
|                          |                    | Power supply fall time | 1.90 | 1.94 | 1.98 | ٧    |
|                          | V <sub>LVD11</sub> | Power supply rise time | 1.84 | 1.88 | 1.91 | ٧    |
|                          |                    | Power supply fall time | 1.80 | 1.84 | 1.87 | ٧    |
| Minimum pulse width      | tLW                |                        | 300  |      |      | μS   |
| Detection delay time     |                    |                        |      |      | 300  | μS   |

### 3.2 Oscillator Characteristics

### 3.2.1 X1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$ 

| Parameter                      | Resonator           | Conditions                      | MIN. | TYP. | MAX. | Unit |
|--------------------------------|---------------------|---------------------------------|------|------|------|------|
| X1 clock oscillation           | Ceramic resonator / | $2.7~V \leq V_{DD} \leq 5.5~V$  | 1.0  |      | 20.0 | MHz  |
| frequency (fx) <sup>Note</sup> | crystal oscillator  | 2.4 V ≤ V <sub>DD</sub> < 2.7 V | 1.0  |      | 8.0  |      |

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

**Remark** When using the X1 oscillator, refer to **5.4 System Clock Oscillator**.

### 3.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$ 

| Oscillators  | Parameters  | Conc            | litione                                     | MIN.    | TYP. | MAX.   | Unit |
|--|-------------|-----------------|---|---------|------|--------|------|
| Oscillators  | i arameters | Conditions      |   | IVIIIN. | TIF. | IVIAA. | Oill |
| High-speed on-chip oscillator clock frequency Notes 1, 2 | fін         |                 |   | 1       |      | 24     | MHz  |
| High-speed on-chip oscillator                            |             | R5F102 products | $T_A = -20 \text{ to } +85^{\circ}\text{C}$ | -1.0    |      | +1.0   | %    |
| clock frequency accuracy                                 |             |                 | T <sub>A</sub> = -40 to -20°C               | -1.5    |      | +1.5   | %    |
|  |             |                 | T <sub>A</sub> = +85 to +105°C              | -2.0    |      | +2.0   | %    |
| Low-speed on-chip oscillator clock frequency             | fiL         |                 |   |         | 15   |        | kHz  |
| Low-speed on-chip oscillator clock frequency accuracy    |             |                 |   | -15     |      | +15    | %    |

**Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

| Parameter                                  | Symbol           | Conditions                     |                                | HS (high-spee | Unit |    |
|--|------------------|--------------------------------|--------------------------------|---------------|------|----|
|  |                  |                                |                                | MIN.          | MAX. |    |
| SCKp cycle time                            | tkcy1            | tkcy1 ≥ 4/fclk                 | $2.7~V \leq V_{DD} \leq 5.5~V$ | 334           |      | ns |
|  |                  |                                | $2.4~V \leq V_{DD} \leq 5.5~V$ | 500           |      | ns |
| SCKp high-/low-level width                 | <b>t</b> кн1,    | , l                            |                                | tkcy1/2-24    |      | ns |
|  | t <sub>KL1</sub> |                                |                                | tkcy1/2-36    |      | ns |
|  |                  | 2.4 V ≤ V <sub>DD</sub> ≤ 5    | .5 V                           | tkcy1/2-76    |      | ns |
| SIp setup time (to SCKp↑) Note 1           | tsıĸ1            | 4.0 V ≤ V <sub>DD</sub> ≤ 5    | .5 V                           | 66            |      | ns |
|  |                  | $2.7~V \leq V_{DD} \leq 5.5~V$ |                                | 66            |      | ns |
|  |                  | 2.4 V ≤ V <sub>DD</sub> ≤ 5    | .5 V                           | 113           |      | ns |
| SIp hold time (from SCKp↑) Note 2          | tksi1            |                                |                                | 38            |      | ns |
| Delay time from SCKp↓ to SOp output Note 3 | tkso1            | C = 30 pF Note4                |                                |               | 50   | ns |

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

Remarks 1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- 5. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  V<sub>DD</sub> < 4.0 V and 2.3 V  $\leq$  V<sub>b</sub>  $\leq$  2.7 V

$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln{(1-\frac{2.0}{V_b})}\} \times 3} \text{ [bps]}$$

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.
- 7. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V  $\leq$  VDD < 3.3 V, 1.6 V  $\leq$  Vb  $\leq$  2.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **8.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 7** above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

| Parameter                                | Symbol   | Conditions   | HS (high-speed main) Mode |      | Unit |
|--|--|--|---------------------------|------|------|
|  |  |  | MIN.                      | MAX. |      |
| SIp setup time (to SCKp↑) tsiк1          | tsıĸ1  | $ \begin{aligned} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $   | 162                       |      | ns   |
|  |  | $ 2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, $ $ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $ | 354                       |      | ns   |
|  |  | $2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,$ $C_b = 30~pF,~R_b = 5.5~k\Omega$   | 958                       |      | ns   |
| SIp hold time (from SCKp↑) Note          | t <sub>KSI1</sub>  | $ \begin{aligned} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $   | 38                        |      | ns   |
|  |  | $ 2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, $ $ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $ | 38                        |      | ns   |
|  |  | $ 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, $ $ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega $   | 38                        |      | ns   |
| Delay time from SCKp↓ to SOp output Note | tkso1  | $ \begin{aligned} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $   |                           | 200  | ns   |
|  | $ 2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, $ $ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $ |  | 390                       | ns   |      |
|  | $ 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, $ $ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega $   |  | 966                       | ns   |      |

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


(  $\pmb{\mathsf{Cautions}}$  and  $\pmb{\mathsf{Remarks}}$  are listed on the next page.)

### <R> 3.7 RAM Data Retention Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$ 

| Parameter                     | Symbol            | Conditions | MIN.      | TYP. | MAX. | Unit |
|-------------------------------|-------------------|------------|-----------|------|------|------|
| Data retention supply voltage | V <sub>DDDR</sub> |            | 1.44 Note |      | 5.5  | V    |

<R> Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



## 3.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}. 2.4 \text{ V} < V_{DD} < 5.5 \text{ V}. \text{ Vss} = 0 \text{ V})$ 

| Parameter                          | Symbol | Conditions                               | MIN.    | TYP.      | MAX. | Unit  |
|------------------------------------|--------|--|---------|-----------|------|-------|
| System clock frequency             | fclk   |  | 1       |           | 24   | MHz   |
| Code flash memory rewritable times | Cerwr  | Retained for 20 years  TA = 85°C Notes 4 | 1,000   |           |      | Times |
| Data flash memory rewritable times |        | Retained for 1 year  TA = 25°C Notes 4   |         | 1,000,000 |      |       |
|                                    |        | Retained for 5 years  TA = 85°C Notes 4  | 100,000 |           |      |       |
|                                    |        | Retained for 20 years  TA = 85°C Notes 4 | 10,000  |           |      |       |

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
  - 2. When using flash memory programmer and Renesas Electronics self programming library
  - **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
  - 4. This temperature is the average value at which data are retained.





#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- nt may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

## Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141