

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 24MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, UART/USART   |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 18  |
| Program Memory Size        | 16KB (16K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1.5K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 11x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 24-WFQFN Exposed Pad  |
| Supplier Device Package    | 24-HWQFN (4x4)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1037aana-w5">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1037aana-w5</a> |

### 1.3 Differences between the R5F102 Products and the R5F103 Products

The following are differences between the R5F102 products and the R5F103 products.

- Whether the data flash memory is mounted or not
- High-speed on-chip oscillator oscillation frequency accuracy
- Number of channels in serial interface
- Whether the DMA function is mounted or not
- Whether a part of the safety functions are mounted or not

#### 1.3.1 Data Flash

The data flash memory of 2 KB is mounted on the R5F102 products, but not on the R5F103 products.


| Product  | Data Flash  |
|--|-------------|
| <b>R5F102 products</b><br>R5F1026A, R5F1027A, R5F102AA,<br>R5F10269, R5F10279, R5F102A9,<br>R5F10268, R5F10278, R5F102A8,<br>R5F10267, R5F10277, R5F102A7,<br>R5F10266 <sup>Note</sup> | 2KB         |
| <b>R5F103 products</b><br>R5F1036A, R5F1037A, R5F103AA,<br>R5F10369, R5F10379, R5F103A9,<br>R5F10368, R5F10378 R5F103A8,<br>R5F10367, R5F10377, R5F103A7,<br>R5F10366                  | Not mounted |

**Note** The RAM in the R5F10266 has capacity as small as 256 bytes. Depending on the customer's program specification, the stack area to execute the data flash library may not be kept and data may not be written to or erased from the data flash memory.

**Caution** When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.

## 1.4.3 30-pin products

- 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)



**Note** Provided only in the R5F102 products.

**Caution** Connect the REGC pin to V<sub>SS</sub> via capacitor (0.47 to 1  $\mu$ F).

**Remarks 1.** For pin identification, see 1.5 Pin Identification.

**2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).

## 1.7 Outline of Functions

This outline describes the function at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

<R>

| Item                               |  | 20-pin   |          | 24-pin  |          | 30-pin  |          |
|------------------------------------|--|--|----------|---|----------|---|----------|
|                                    |  | R5F1026x   | R5F1036x | R5F1027x  | R5F1037x | R5F102Ax  | R5F103Ax |
| Code flash memory                  |  | 2 to 16 KB <sup>Note 1</sup>   |          | 4 to 16 KB  |          |   |          |
| Data flash memory                  |  | 2 KB   | –        | 2 KB  | –        | 2 KB  | –        |
| RAM                                |  | 256 B to 1.5 KB  |          | 512 B to 1.5 KB   |          | 512 B to 2KB  |          |
| Address space                      |  | 1 MB   |          |   |          |   |          |
| Main system clock                  | High-speed system clock                | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)<br>HS (High-speed main) mode : 1 to 20 MHz (V <sub>DD</sub> = 2.7 to 5.5 V),<br>HS (High-speed main) mode : 1 to 16 MHz (V <sub>DD</sub> = 2.4 to 5.5 V),<br>LS (Low-speed main) mode : 1 to 8 MHz (V <sub>DD</sub> = 1.8 to 5.5 V) |          |   |          |   |          |
|                                    | High-speed on-chip oscillator clock    | HS (High-speed main) mode : 1 to 24 MHz (V <sub>DD</sub> = 2.7 to 5.5 V),<br>HS (High-speed main) mode : 1 to 16 MHz (V <sub>DD</sub> = 2.4 to 5.5 V),<br>LS (Low-speed main) mode : 1 to 8 MHz (V <sub>DD</sub> = 1.8 to 5.5 V)   |          |   |          |   |          |
| Low-speed on-chip oscillator clock |  | 15 kHz (TYP)   |          |   |          |   |          |
| General-purpose register           |  | (8-bit register × 8) × 4 banks   |          |   |          |   |          |
| Minimum instruction execution time |  | 0.04167 μs (High-speed on-chip oscillator clock: f <sub>IH</sub> = 24 MHz operation)   |          |   |          |   |          |
|                                    |  | 0.05 μs (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)  |          |   |          |   |          |
| Instruction set                    |  | • Data transfer (8/16 bits)<br>• Adder and subtractor/logical operation (8/16 bits)<br>• Multiplication (8 bits × 8 bits)<br>• Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation), etc.  |          |   |          |   |          |
| I/O port                           | Total                                  | 18   |          | 22  |          | 26  |          |
|                                    | CMOS I/O                               | 12<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand voltage]: 4)  |          | 16<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand voltage]: 5) |          | 21<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand voltage]: 9)     |          |
|                                    | CMOS input                             | 4  |          | 4   |          | 3   |          |
|                                    | N-ch open-drain I/O<br>(6 V tolerance) | 2  |          |   |          |   |          |
| Timer                              | 16-bit timer                           | 4 channels   |          |   |          | 8 channels  |          |
|                                    | Watchdog timer                         | 1 channel  |          |   |          |   |          |
|                                    | 12-bit Interval timer                  | 1 channel  |          |   |          |   |          |
|                                    | Timer output                           | 4 channels<br>(PWM outputs: 3 <sup>Note 3</sup> )  |          |   |          | 8 channels<br>(PWM outputs: 7 <sup>Note 3</sup> <sup>Note 2</sup> ) |          |

**Notes** 1. The self-programming function cannot be used in the R5F10266 and R5F10366.

2. The maximum number of channels when PIOR0 is set to 1.

3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). (See **6.9.3 Operation as multiple PWM output function.**)

**Caution** When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.

## <R> 2. ELECTRICAL SPECIFICATIONS ( $T_A = -40$ to $+85^\circ\text{C}$ )

<R> This chapter describes the following electrical specifications.

Target products A: Consumer applications  $T_A = -40$  to  $+85^\circ\text{C}$

<R> R5F102xxAxx, R5F103xxAxx

D: Industrial applications  $T_A = -40$  to  $+85^\circ\text{C}$

<R> R5F102xxDxx, R5F103xxDxx

G: Industrial applications when  $T_A = -40$  to  $+105^\circ\text{C}$  products is used in the range of  $T_A = -40$  to  $+85^\circ\text{C}$

<R> R5F102xxGxx

**Cautions** 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product.

## 2.3 DC Characteristics

## 2.3.1 Pin characteristics

(T<sub>A</sub> = –40 to +85°C, 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

(1/4)

| Parameter                              | Symbol           | Conditions  | MIN.                            | TYP. | MAX.                    | Unit |
|--|------------------|---|---------------------------------|------|-------------------------|------|
| Output current, high <sup>Note 1</sup> | I <sub>OH1</sub> | 20-, 24-pin products:<br>Per pin for P00 to P03 <sup>Note 4</sup> ,<br>P10 to P14, P40 to P42<br><br>30-pin products:<br>Per pin for P00, P01, P10 to P17, P30,<br>P31, P40, P50, P51, P120, P147 |                                 |      | –10.0 <sup>Note 2</sup> | mA   |
|  |                  | 20-, 24-pin products:<br>Total of P40 to P42  | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V |      | –30.0                   | mA   |
|  |                  |   | 2.7 V ≤ V <sub>DD</sub> < 4.0 V |      | –6.0                    | mA   |
|  |                  | 30-pin products:<br>Total of P00, P01, P40, P120<br>(When duty ≤ 70% <sup>Note 3</sup> )  | 1.8 V ≤ V <sub>DD</sub> < 2.7 V |      | –4.5                    | mA   |
|  |                  | 20-, 24-pin products:<br>Total of P00 to P03 <sup>Note 4</sup> , P10 to P14   | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V |      | –80.0                   | mA   |
|  |                  |   | 2.7 V ≤ V <sub>DD</sub> < 4.0 V |      | –18.0                   | mA   |
|  |                  | 30-pin products:<br>Total of P10 to P17, P30, P31,<br>P50, P51, P147<br>(When duty ≤ 70% <sup>Note 3</sup> )  | 1.8 V ≤ V <sub>DD</sub> < 2.7 V |      | –10.0                   | mA   |
|  |                  | Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )  |                                 |      | –100                    | mA   |
|  | I <sub>OH2</sub> | Per pin for P20 to P23  |                                 |      | –0.1                    | mA   |
|  |                  | Total of all pins   |                                 |      | –0.4                    | mA   |

**Notes** 1. value of current at which the device operation is guaranteed even if the current flows from the V<sub>DD</sub> pin to an output pin.

2. However, do not exceed the total current value.

3. The output current value under conditions where the duty factor ≤ 70%.

If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

- Total output current of pins = (I<sub>OH</sub> × 0.7)/(n × 0.01)

<Example> Where n = 80% and I<sub>OH</sub> = –10.0 mA

$$\text{Total output current of pins} = (-10.0 \times 0.7) / (80 \times 0.01) \cong -8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. 24-pin products only.

**Caution** P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )****(3/4)**

| Parameter            | Symbol    | Conditions   | MIN.  | TYP.         | MAX.        | Unit |
|----------------------|-----------|--|---|--------------|-------------|------|
| Input voltage, high  | $V_{IH1}$ | Normal input buffer<br>20-, 24-pin products: P00 to P03 <sup>Note 2</sup> , P10 to P14, P40 to P42<br>30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | $0.8V_{DD}$   |              | $V_{DD}$    | V    |
|                      | $V_{IH2}$ | TTL input buffer<br>20-, 24-pin products: P10, P11<br>30-pin products: P01, P10, P11, P13 to P17   | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$                                  | 2.2          | $V_{DD}$    | V    |
|                      |           |  | $3.3\text{ V} \leq V_{DD} < 4.0\text{ V}$                                     | 2.0          | $V_{DD}$    | V    |
|                      |           |  | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$                                     | 1.5          | $V_{DD}$    | V    |
|                      | $V_{IH3}$ | P20 to P23   | $0.7V_{DD}$   |              | $V_{DD}$    | V    |
|                      | $V_{IH4}$ | P60, P61   | $0.7V_{DD}$   |              | 6.0         | V    |
|                      | $V_{IH5}$ | P121, P122, P125 <sup>Note 1</sup> , P137, EXCLK, RESET  | $0.8V_{DD}$   |              | $V_{DD}$    | V    |
| Input voltage, low   | $V_{IL1}$ | Normal input buffer<br>20-, 24-pin products: P00 to P03 <sup>Note 2</sup> , P10 to P14, P40 to P42<br>30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | 0   |              | $0.2V_{DD}$ | V    |
|                      | $V_{IL2}$ | TTL input buffer<br>20-, 24-pin products: P10, P11<br>30-pin products: P01, P10, P11, P13 to P17   | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$                                  | 0            | 0.8         | V    |
|                      |           |  | $3.3\text{ V} \leq V_{DD} < 4.0\text{ V}$                                     | 0            | 0.5         | V    |
|                      |           |  | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$                                     | 0            | 0.32        | V    |
|                      | $V_{IL3}$ | P20 to P23   | 0   |              | $0.3V_{DD}$ | V    |
|                      | $V_{IL4}$ | P60, P61   | 0   |              | $0.3V_{DD}$ | V    |
|                      | $V_{IL5}$ | P121, P122, P125 <sup>Note 1</sup> , P137, EXCLK, RESET  | 0   |              | $0.2V_{DD}$ | V    |
| Output voltage, high | $V_{OH1}$ | 20-, 24-pin products: P00 to P03 <sup>Note 2</sup> , P10 to P14, P40 to P42<br>30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147                        | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OH1} = -10.0\text{ mA}$ | $V_{DD}-1.5$ |             | V    |
|                      |           |  | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OH1} = -3.0\text{ mA}$  | $V_{DD}-0.7$ |             | V    |
|                      |           |  | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OH1} = -2.0\text{ mA}$  | $V_{DD}-0.6$ |             | V    |
|                      |           |  | $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OH1} = -1.5\text{ mA}$  | $V_{DD}-0.5$ |             | V    |
|                      | $V_{OH2}$ | P20 to P23   | $I_{OH2} = -100\text{ }\mu\text{A}$   | $V_{DD}-0.5$ |             | V    |

**Notes** 1. 20, 24-pin products only.

2. 24-pin products only.

**Caution** The maximum value of  $V_{IH}$  of pins P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products is  $V_{DD}$  even in N-ch open-drain mode. High level is not output in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## 2.3.2 Supply current characteristics

## (1) 20-, 24-pin products

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

(1/2)

| Parameter                        | Symbol           | Conditions     |   |  |   |  | MIN.                    | TYP. | MAX. | Unit |
|----------------------------------|------------------|----------------|---|--|---|--|-------------------------|------|------|------|
| Supply current <sup>Note 1</sup> | I <sub>DD1</sub> | Operating mode | HS(High-speed main) mode <sup>Note 4</sup>                              | f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>                             | Basic operation   | V <sub>DD</sub> = 5.0 V                    |                         | 1.5  |      | mA   |
|                                  |                  |                |   |  |   | V <sub>DD</sub> = 3.0 V                    |                         | 1.5  |      |      |
|                                  |                  |                |   |  | Normal operation  | V <sub>DD</sub> = 5.0 V                    |                         | 3.3  | 5.0  | mA   |
|                                  |                  |                |   |  |   | V <sub>DD</sub> = 3.0 V                    |                         | 3.3  | 5.0  |      |
|                                  |                  |                |   |  |   | f <sub>IH</sub> = 16 MHz <sup>Note 3</sup> | V <sub>DD</sub> = 5.0 V |      | 2.5  | 3.7  |
|                                  |                  |                |   | V <sub>DD</sub> = 3.0 V  |   |  | 2.5                     | 3.7  |      |      |
|                                  |                  |                |   | LS(Low-speed main) mode <sup>Note 4</sup>                              | f <sub>IH</sub> = 8 MHz <sup>Note 3</sup>                               | V <sub>DD</sub> = 3.0 V                    |                         | 1.2  | 1.8  | mA   |
|                                  |                  |                |   |  |   | V <sub>DD</sub> = 2.0 V                    |                         | 1.2  | 1.8  |      |
|                                  |                  |                |   | HS(High-speed main) mode <sup>Note 4</sup>                             | f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,<br>V <sub>DD</sub> = 5.0 V | Square wave input                          |                         | 2.8  | 4.4  | mA   |
|                                  |                  |                |   |  |   | Resonator connection                       |                         | 3.0  | 4.6  |      |
|                                  |                  |                | f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,<br>V <sub>DD</sub> = 3.0 V |  |   | Square wave input                          |                         | 2.8  | 4.4  | mA   |
|                                  |                  |                |   |  |   | Resonator connection                       |                         | 3.0  | 4.6  |      |
|                                  |                  |                | f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,<br>V <sub>DD</sub> = 5.0 V |  | Square wave input   |  | 1.8                     | 2.6  | mA   |      |
|                                  |                  |                |   |  | Resonator connection  |  | 1.8                     | 2.6  |      |      |
|                                  |                  |                | f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,<br>V <sub>DD</sub> = 3.0 V |  | Square wave input   |  | 1.8                     | 2.6  | mA   |      |
|                                  |                  |                |   |  | Resonator connection  |  | 1.8                     | 2.6  |      |      |
|                                  |                  |                | LS(Low-speed main) mode <sup>Note 4</sup>                               | f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> ,<br>V <sub>DD</sub> = 3.0 V | Square wave input   |  | 1.1                     | 1.7  | mA   |      |
|                                  |                  |                |   |  | Resonator connection  |  | 1.1                     | 1.7  |      |      |
|                                  |                  |                |   | f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> ,<br>V <sub>DD</sub> = 2.0 V | Square wave input   |  | 1.1                     | 1.7  | mA   |      |
|                                  |                  |                |   |  | Resonator connection  |  | 1.1                     | 1.7  |      |      |

**Notes** 1. Total current flowing into  $V_{DD}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$  or  $V_{SS}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. When high-speed on-chip oscillator clock is stopped.

3. When high-speed system clock is stopped

4. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode:  $V_{DD} = 2.7\text{ V}$  to  $5.5\text{ V}$  @  $1\text{ MHz}$  to  $24\text{ MHz}$

$V_{DD} = 2.4\text{ V}$  to  $5.5\text{ V}$  @  $1\text{ MHz}$  to  $16\text{ MHz}$

LS(Low speed main) mode:  $V_{DD} = 1.8\text{ V}$  to  $5.5\text{ V}$  @  $1\text{ MHz}$  to  $8\text{ MHz}$

**Remarks** 1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)


2.  $f_{IH}$ : high-speed on-chip oscillator clock frequency

3. Temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$ .



## 2.5 Peripheral Functions Characteristics

### AC Timing Test Point



### 2.5.1 Serial array unit

#### (1) During communication at same potential (UART mode)

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter     | Symbol | Conditions   | HS (high-speed main) Mode |             | LS (low-speed main) Mode |             | Unit |
|---------------|--------|--|---------------------------|-------------|--------------------------|-------------|------|
|               |        |  | MIN.                      | MAX.        | MIN.                     | MAX.        |      |
| Transfer rate |        |  |                           | $f_{MCK}/6$ |                          | $f_{MCK}/6$ | bps  |
| Note 1        |        | Theoretical value of the maximum transfer rate<br>$f_{CLK} = f_{MCK}$ <sup>Note2</sup> |                           | 4.0         |                          | 1.3         | Mbps |

**Notes** 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock ( $f_{CLK}$ ) are:


HS (high-speed main) mode: 24 MHz ( $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )

16 MHz ( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )


LS (low-speed main) mode: 8 MHz ( $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### UART mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



**Remarks** 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

2.  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter             | Symbol     | Conditions                |   | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | Unit |
|-----------------------|------------|---------------------------|---|---------------------------|------|--------------------------|------|------|
|                       |            |                           |   | MIN.                      | MAX. | MIN.                     | MAX. |      |
| SCKp cycle time       | $t_{KCY1}$ | $t_{KCY1} \geq 4/f_{CLK}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$            | 300                       |      | 1150                     |      | ns   |
|                       |            |                           | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$               | 500                       |      | 1150                     |      | ns   |
|                       |            |                           | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq V_b \leq 2.0\text{ V}^{\text{Note}}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ | 1150                      |      | 1150                     |      | ns   |
| SCKp high-level width | $t_{KH1}$  |                           | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$               | $t_{KCY1}/2 - 75$         |      | $t_{KCY1}/2 - 75$        |      | ns   |
|                       |            |                           | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  | $t_{KCY1}/2 - 170$        |      | $t_{KCY1}/2 - 170$       |      | ns   |
|                       |            |                           | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}^{\text{Note}}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | $t_{KCY1}/2 - 458$        |      | $t_{KCY1}/2 - 458$       |      | ns   |
| SCKp low-level width  | $t_{KL1}$  |                           | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$               | $t_{KCY1}/2 - 12$         |      | $t_{KCY1}/2 - 50$        |      | ns   |
|                       |            |                           | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  | $t_{KCY1}/2 - 18$         |      | $t_{KCY1}/2 - 50$        |      | ns   |
|                       |            |                           | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}^{\text{Note}}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | $t_{KCY1}/2 - 50$         |      | $t_{KCY1}/2 - 50$        |      | ns   |

**Note** Use it with  $V_{DD} \geq V_b$ .

**Cautions 1.** Select the TTL input buffer for the SIp pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

**2.** CSI01 and CSI11 cannot communicate at different potential.

**Remarks 1.**  $R_b$  [ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance,  $C_b$  [F]: Communication line (SCKp, SOp) load capacitance,  $V_b$  [V]: Communication line voltage

**2.** p: CSI number (p = 00, 20)



**(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter                     | Symbol       | Conditions   | HS (high-speed main) Mode                |                      | LS (low-speed main) Mode                 |                      | Unit |
|-------------------------------|--------------|--|--|----------------------|--|----------------------|------|
|                               |              |  | MIN.                                     | MAX.                 | MIN.                                     | MAX.                 |      |
| SCLr clock frequency          | $f_{SCL}$    | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$               |  | 400 <sup>Note1</sup> |  | 300 <sup>Note1</sup> | kHz  |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  |  | 400 <sup>Note1</sup> |  | 300 <sup>Note1</sup> | kHz  |
|                               |              | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , <sup>Note2</sup><br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ |  | 300 <sup>Note1</sup> |  | 300 <sup>Note1</sup> | kHz  |
| Hold time when SCLr = "L"     | $t_{LOW}$    | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$               | 1150                                     |                      | 1550                                     |                      | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  | 1150                                     |                      | 1550                                     |                      | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , <sup>Note2</sup><br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ | 1550                                     |                      | 1550                                     |                      | ns   |
| Hold time when SCLr = "H"     | $t_{HIGH}$   | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$               | 675                                      |                      | 610                                      |                      | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  | 600                                      |                      | 610                                      |                      | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , <sup>Note2</sup><br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ | 610                                      |                      | 610                                      |                      | ns   |
| Data setup time (reception)   | $t_{SU:DAT}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$               | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , <sup>Note2</sup><br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | ns   |
| Data hold time (transmission) | $t_{HD:DAT}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$               | 0  | 355                  | 0  | 355                  | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  | 0  | 355                  | 0  | 355                  | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , <sup>Note2</sup><br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ | 0  | 405                  | 0  | 405                  | ns   |

**Notes** 1. The value must also be equal to or less than  $f_{MCK}/4$ .2. Use it with  $V_{DD} \geq V_b$ .3. Set  $t_{SU:DAT}$  so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".**Cautions** 1. Select the TTL input buffer and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SDAr pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SCLr pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

2. IIC01 and IIC11 cannot communicate at different potential.

(Remarks are listed on the next page.)

**Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)**

- Remarks**
1.  $R_b$  [ $\Omega$ ]: Communication line (SDAr, SCLr) pull-up resistance,  $C_b$  [F]: Communication line (SDAr, SCLr) load capacitance,  $V_b$  [V]: Communication line voltage
  2.  $r$ : IIC Number ( $r = 00, 20$ )
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register  $m$  (SPS $m$ ) and the CKS $m$  $n$  bit of serial mode register  $m$  $n$  (SMR $m$  $n$ ).  
 $m$ : Unit number ( $m = 0, 1$ ),  $n$ : Channel number ( $n = 0$ ))
  4. Simplified I<sup>2</sup>C mode is supported only by the R5F102 products.

## 2.9 Dedicated Flash Memory Programmer Communication (UART)


**( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter     | Symbol | Conditions                | MIN.    | TYP. | MAX.      | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate |        | During serial programming | 115,200 |      | 1,000,000 | bps  |

## 2.10 Timing of Entry to Flash Memory Programming Modes

**( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter   | Symbol             | Conditions   | MIN. | TYP. | MAX. | Unit          |
|---|--------------------|--|------|------|------|---------------|
| Time to complete the communication for the initial setting after the external reset is released   | $t_{\text{SUNIT}}$ | POR and LVD reset are released before external reset release |      |      | 100  | ms            |
| Time to release the external reset after the TOOL0 pin is set to the low level  | $t_{\text{SU}}$    | POR and LVD reset are released before external reset release | 10   |      |      | $\mu\text{s}$ |
| Time to hold the TOOL0 pin at the low level after the external reset is released<br>(excluding the processing time of the firmware to control the flash memory) | $t_{\text{HD}}$    | POR and LVD reset are released before external reset release | 1    |      |      | ms            |



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark**  $t_{\text{SUNIT}}$ : Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

$t_{\text{SU}}$ : Time to release the external reset after the TOOL0 pin is set to the low level

$t_{\text{HD}}$ : Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

## 3.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

| Parameter                                     | Symbols             | Conditions   |  | Ratings   | Unit |
|---|---------------------|--|--|---|------|
| Supply Voltage                                | V <sub>DD</sub>     |  |  | -0.5 to +6.5  | V    |
| REGC terminal input voltage <sup>Note 1</sup> | V <sub>I REGC</sub> | REGC   |  | -0.3 to +2.8<br>and -0.3 to V <sub>DD</sub> + 0.3<br><sup>Note 2</sup>            | V    |
| Input Voltage                                 | V <sub>I1</sub>     | Other than P60, P61  |  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 3</sup>                                   | V    |
|   | V <sub>I2</sub>     | P60, P61 (N-ch open drain)   |  | -0.3 to 6.5   | V    |
| Output Voltage                                | V <sub>O</sub>      |  |  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 3</sup>                                   | V    |
| Analog input voltage                          | V <sub>AI</sub>     | 20, 24-pin products: ANI0 to ANI3, ANI16 to ANI22<br>30-pin products: ANI0 to ANI3, ANI16 to ANI19 |  | -0.3 to V <sub>DD</sub> + 0.3<br>and -0.3 to AVREF(+) + 0.3 <sup>Notes 3, 4</sup> | V    |
| Output current, high                          | I <sub>OH1</sub>    | Per pin  | Other than P20 to P23  | -40   | mA   |
|   |                     | Total of all pins  | All the terminals other than P20 to P23  | -170  | mA   |
|   |                     |  | 20-, 24-pin products: P40 to P42<br>30-pin products: P00, P01, P40, P120   | -70   | mA   |
|   |                     |  | 20-, 24-pin products: P00 to P03 <sup>Note 5</sup> ,<br>P10 to P14<br>30-pin products: P10 to P17, P30, P31,<br>P50, P51, P147                     | -100  | mA   |
|   | I <sub>OH2</sub>    | Per pin  | P20 to P23   | -0.5  | mA   |
|   |                     | Total of all pins  |  | -2  | mA   |
| Output current, low                           | I <sub>OL1</sub>    | Per pin  | Other than P20 to P23  | 40  | mA   |
|   |                     | Total of all pins  | All the terminals other than P20 to P23  | 170   | mA   |
|   |                     |  | 20-, 24-pin products: P40 to P42<br>30-pin products: P00, P01, P40, P120   | 70  | mA   |
|   |                     |  | 20-, 24-pin products: P00 to P03 <sup>Note 5</sup> ,<br>P10 to P14, P60, P61<br>30-pin products: P10 to P17, P30, P31,<br>P50, P51, P60, P61, P147 | 100   | mA   |
|   | I <sub>OL2</sub>    | Per pin  | P20 to P23   | 1   | mA   |
|   |                     | Total of all pins  |  | 5   | mA   |
| Operating ambient temperature                 | T <sub>A</sub>      |  |  | -40 to +105   | °C   |
| Storage temperature                           | T <sub>stg</sub>    |  |  | -65 to +150   | °C   |

**Notes** 1. 30-pin product only.

2. Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1 μF). This value determines the absolute maximum rating of the REGC pin. Do not use it with voltage applied.

3. Must be 6.5 V or lower.

4. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

5. 24-pin products only.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remarks** 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2. AVREF(+) : + side reference voltage of the A/D converter.

3. V<sub>SS</sub> : Reference voltage

**(3) Peripheral functions (Common to all products)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter   | Symbol                              | Conditions                       |  | MIN. | TYP. | MAX.  | Unit          |
|---|-------------------------------------|----------------------------------|--|------|------|-------|---------------|
| Low-speed onchip oscillator operating current     | $I_{FIL}$ <sup>Note 1</sup>         |                                  |  |      | 0.20 |       | $\mu\text{A}$ |
| 12-bit interval timer operating current           | $I_{TMKA}$ <sup>Notes 1, 2, 3</sup> |                                  |  |      | 0.02 |       | $\mu\text{A}$ |
| Watchdog timer operating current                  | $I_{WDT}$ <sup>Notes 1, 2, 4</sup>  | $f_{IL} = 15\text{ kHz}$         |  |      | 0.22 |       | $\mu\text{A}$ |
| A/D converter operating current                   | $I_{ADC}$ <sup>Notes 1, 5</sup>     | When conversion at maximum speed | Normal mode, $AV_{REFP} = V_{DD} = 5.0\text{ V}$   |      | 1.30 | 1.70  | $\text{mA}$   |
|   |                                     |                                  | Low voltage mode, $AV_{REFP} = V_{DD} = 3.0\text{ V}$  |      | 0.50 | 0.70  | $\text{mA}$   |
| A/D converter reference voltage operating current | $I_{ADREF}$ <sup>Note 1</sup>       |                                  |  |      | 75.0 |       | $\mu\text{A}$ |
| Temperature sensor operating current              | $I_{TMPS}$ <sup>Note 1</sup>        |                                  |  |      | 75.0 |       | $\mu\text{A}$ |
| LVD operating current                             | $I_{LVD}$ <sup>Notes 1, 6</sup>     |                                  |  |      | 0.08 |       | $\mu\text{A}$ |
| Self-programming operating current                | $I_{FSP}$ <sup>Notes 1, 8</sup>     |                                  |  |      | 2.00 | 12.20 | $\text{mA}$   |
| BGO operating current                             | $I_{BGO}$ <sup>Notes 1, 7</sup>     |                                  |  |      | 2.00 | 12.20 | $\text{mA}$   |
| SNOOZE operating current                          | $I_{SNOZ}$ <sup>Note 1</sup>        | ADC operation                    | The mode is performed <sup>Note 9</sup>  |      | 0.50 | 1.10  | $\text{mA}$   |
|   |                                     |                                  | The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0\text{ V}$ |      | 1.20 | 2.04  | $\text{mA}$   |
|   |                                     | CSI/UART operation               |  |      | 0.70 | 1.54  | $\text{mA}$   |

**Notes** 1. Current flowing to the  $V_{DD}$ .

2. When high speed on-chip oscillator and high-speed system clock are stopped.

3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$ , and  $I_{FIL}$  and  $I_{TMKA}$  when the 12-bit interval timer operates.4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{WDT}$  when the watchdog timer operates.5. Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$  or  $I_{DD2}$  and  $I_{ADC}$  when the A/D converter operates in an operation mode or the HALT mode.6. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{LVD}$  when the LVD circuit operates.


7. Current flowing only during data flash rewrite.

8. Current flowing only during self programming.

9. For shift time to the SNOOZE mode, see **17.3.3 SNOOZE mode**.**Remarks** 1.  $f_{IL}$ : Low-speed on-chip oscillator clock frequency2. Temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$

### 3.5 Peripheral Functions Characteristics

#### AC Timing Test Point



#### 3.5.1 Serial array unit

##### (1) During communication at same potential (UART mode)


( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter                              | Symbol | Conditions   | HS (high-speed main) Mode |              | Unit |
|--|--------|--|---------------------------|--------------|------|
|  |        |  | MIN.                      | MAX.         |      |
| Transfer rate<br><small>Note 1</small> |        | Theoretical value of the maximum transfer rate<br>$f_{CLK} = f_{MCK}$ <small>Note2</small> |                           | $f_{MCK}/12$ | bps  |
|  |        |  |                           | 2.0          | Mbps |


- Notes**
- Transfer rate in the SNOOZE mode is 4800 bps only.
  - The maximum operating frequencies of the CPU/peripheral hardware clock ( $f_{CLK}$ ) are:  
 HS (high-speed main) mode:  $24\text{ MHz}$  ( $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )  
 $16\text{ MHz}$  ( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### UART mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



- Remarks**
- q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)
  - $f_{MCK}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).  
 m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))



**(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter   | Symbol     | Conditions                                   | HS (high-speed main) Mode                    |      | Unit |
|---|------------|--|--|------|------|
|   |            |  | MIN.   | MAX. |      |
| SCKp cycle time   | $t_{KCY1}$ | $t_{KCY1} \geq 4/f_{CLK}$                    | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 334  | ns   |
|   |            |  | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 500  | ns   |
| SCKp high-/low-level width  | $t_{KH1}$  | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | $t_{KCY1}/2-24$                              |      | ns   |
|   | $t_{KL1}$  | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | $t_{KCY1}/2-36$                              |      | ns   |
|   |            | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | $t_{KCY1}/2-76$                              |      | ns   |
| Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>            | $t_{SIK1}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 66   |      | ns   |
|   |            | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 66   |      | ns   |
|   |            | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 113  |      | ns   |
| Slp hold time (from SCKp $\uparrow$ ) <sup>Note 2</sup>           | $t_{KSI1}$ |  | 38   |      | ns   |
| Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup> | $t_{KSO1}$ | $C = 30\text{ pF}$ <sup>Note 4</sup>         |  | 50   | ns   |

- Notes**
1. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The Slp setup time becomes “to SCKp $\downarrow$ ” when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .
  2. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The Slp hold time becomes “from SCKp $\downarrow$ ” when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .
  3. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The delay time to SOp output becomes “from SCKp $\uparrow$ ” when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .
  4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

- Remarks**
1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)
  2.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))

**(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)****(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)**

| Parameter                              | Symbol | Conditions   |   | HS (high-speed main) Mode |   | Unit |
|--|--------|--------------|---|---------------------------|---|------|
|  |        |              |   | MIN.                      | MAX.  |      |
| Transfer rate<br><small>Note 4</small> |        | Reception    | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V  |                           | f <sub>MCK</sub> /12<br><small>Note 1</small> | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <small>Note 2</small>               |                           | 2.0   | Mbps |
|  |        |              | 2.7 V ≤ V <sub>DD</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V  |                           | f <sub>MCK</sub> /12<br><small>Note 1</small> | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <small>Note 2</small>               |                           | 2.0   | Mbps |
|  |        | Transmission | 2.4 V ≤ V <sub>DD</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V  |                           | f <sub>MCK</sub> /12<br><small>Note 1</small> | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <small>Note 2</small>               |                           | 2.0   | Mbps |
|  |        |              | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V  |                           | <b>Note 3</b>                                 | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 1.4 kΩ, V <sub>b</sub> = 2.7 V |                           | 2.0<br><small>Note 4</small>                  | Mbps |
|  |        |              | 2.7 V ≤ V <sub>DD</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V  |                           | <b>Note 5</b>                                 | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ, V <sub>b</sub> = 2.3 V |                           | 1.2<br><small>Note 6</small>                  | Mbps |
|  |        |              | 2.4 V ≤ V <sub>DD</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V  |                           | <b>Notes 2, 7</b>                             | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 5.5 kΩ, V <sub>b</sub> = 1.6 V |                           | 0.43<br><small>Note 8</small>                 | Mbps |

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.**2.** The maximum operating frequencies of the CPU/peripheral hardware clock (f<sub>CLK</sub>) are:HS (high-speed main) mode: 24 MHz (2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V)16 MHz (2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V)**3.** The smaller maximum transfer rate derived by using f<sub>MCK</sub>/12 or the following expression is the valid maximum transfer rate.Expression for calculating the transfer rate when 4.0 V ≤ V<sub>DD</sub> ≤ 5.5 V and 2.7 V ≤ V<sub>b</sub> ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \quad [\text{bps}]$$

**(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)**  
**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter   | Symbol                   | Conditions  |  | HS (high-speed main) Mode |                    | Unit |
|---|--------------------------|---|--|---------------------------|--------------------|------|
|   |                          |   |  | MIN.                      | MAX.               |      |
| SCKp cycle time <sup>Note 1</sup>                                 | $t_{KCY2}$               | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$   | $20\text{ MHz} < f_{MCK} \leq 24\text{ MHz}$ | $24/f_{MCK}$              |                    | ns   |
|   |                          |   | $8\text{ MHz} < f_{MCK} \leq 20\text{ MHz}$  | $20/f_{MCK}$              |                    | ns   |
|   |                          |   | $4\text{ MHz} < f_{MCK} \leq 8\text{ MHz}$   | $16/f_{MCK}$              |                    | ns   |
|   |                          |   | $f_{MCK} \leq 4\text{ MHz}$                  | $12/f_{MCK}$              |                    | ns   |
|   |                          | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$  | $20\text{ MHz} < f_{MCK} \leq 24\text{ MHz}$ | $32/f_{MCK}$              |                    | ns   |
|   |                          |   | $16\text{ MHz} < f_{MCK} \leq 20\text{ MHz}$ | $28/f_{MCK}$              |                    | ns   |
|   |                          |   | $8\text{ MHz} < f_{MCK} \leq 16\text{ MHz}$  | $24/f_{MCK}$              |                    | ns   |
|   |                          |   | $4\text{ MHz} < f_{MCK} \leq 8\text{ MHz}$   | $16/f_{MCK}$              |                    | ns   |
|   |                          |   | $f_{MCK} \leq 4\text{ MHz}$                  | $12/f_{MCK}$              |                    | ns   |
|   |                          | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq V_b \leq 2.0\text{ V}$  | $20\text{ MHz} < f_{MCK} \leq 24\text{ MHz}$ | $72/f_{MCK}$              |                    | ns   |
|   |                          |   | $16\text{ MHz} < f_{MCK} \leq 20\text{ MHz}$ | $64/f_{MCK}$              |                    | ns   |
|   |                          |   | $8\text{ MHz} < f_{MCK} \leq 16\text{ MHz}$  | $52/f_{MCK}$              |                    | ns   |
|   |                          |   | $4\text{ MHz} < f_{MCK} \leq 8\text{ MHz}$   | $32/f_{MCK}$              |                    | ns   |
|   |                          |   | $f_{MCK} \leq 4\text{ MHz}$                  | $20/f_{MCK}$              |                    | ns   |
| SCKp high-/low-level width  | $t_{KH2}$ ,<br>$t_{KL2}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$  |  | $t_{KCY2}/2 - 24$         |                    | ns   |
|   |                          | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$   |  | $t_{KCY2}/2 - 36$         |                    | ns   |
|   |                          | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$   |  | $t_{KCY2}/2 - 100$        |                    | ns   |
| Slp setup time (to SCKp $\uparrow$ ) <sup>Note 2</sup>            | $t_{SIK2}$               | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_{DD} \leq 4.0\text{ V}$   |  | $1/f_{MCK} + 40$          |                    | ns   |
|   |                          | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$   |  | $1/f_{MCK} + 40$          |                    | ns   |
|   |                          | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_{DD} \leq 2.0\text{ V}$  |  | $1/f_{MCK} + 60$          |                    | ns   |
| Slp hold time (from SCKp $\uparrow$ ) <sup>Note 3</sup>           | $t_{KSI2}$               |   |  | $1/f_{MCK} + 62$          |                    | ns   |
| Delay time from SCKp $\downarrow$ to SOp output <sup>Note 4</sup> | $t_{KSO2}$               | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ |  |                           | $2/f_{MCK} + 240$  | ns   |
|   |                          | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    |  |                           | $2/f_{MCK} + 428$  | ns   |
|   |                          | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    |  |                           | $2/f_{MCK} + 1146$ | ns   |

**Notes** 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Cautions**
- Select the TTL input buffer for the Slp and SCKp pins and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). **For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.**
  - CSI01 and CSI11 cannot communicate at different potential.

## 3.6.2 Temperature sensor/internal reference voltage characteristics

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , HS (high-speed main) mode)**


| Parameter                         | Symbol      | Conditions  | MIN. | TYP. | MAX. | Unit                 |
|-----------------------------------|-------------|---|------|------|------|----------------------|
| Temperature sensor output voltage | $V_{TMS25}$ | Setting ADS register = 80H,<br>$T_A = +25^\circ\text{C}$                |      | 1.05 |      | V                    |
| Internal reference voltage        | $V_{BGR}$   | Setting ADS register = 81H  | 1.38 | 1.45 | 1.50 | V                    |
| Temperature coefficient           | $F_{VTMS}$  | Temperature sensor output<br>voltage that depends on the<br>temperature |      | -3.6 |      | mV/ $^\circ\text{C}$ |
| Operation stabilization wait time | $t_{AMP}$   |   | 5    |      |      | $\mu\text{s}$        |

## 3.6.3 POR circuit characteristics

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter                           | Symbol    | Conditions             | MIN. | TYP. | MAX. | Unit          |
|-------------------------------------|-----------|------------------------|------|------|------|---------------|
| Detection voltage                   | $V_{POR}$ | Power supply rise time | 1.45 | 1.51 | 1.57 | V             |
|                                     | $V_{PDR}$ | Power supply fall time | 1.44 | 1.50 | 1.56 | V             |
| Minimum pulse width <sup>Note</sup> | $T_{PW}$  |                        | 300  |      |      | $\mu\text{s}$ |

**Note** Minimum time required for a POR reset when  $V_{DD}$  exceeds below  $V_{PDR}$ . This is also the minimum time required for a POR reset from when  $V_{DD}$  exceeds below 0.7 V to when  $V_{DD}$  exceeds  $V_{POR}$  while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).




## 4.2 24-pin products

R5F1027AANA, R5F10279ANA, R5F10278ANA, R5F10277ANA  
 R5F1037AANA, R5F10379ANA, R5F10378ANA, R5F10377ANA  
 R5F1027ADNA, R5F10279DNA, R5F10278DNA, R5F10277DNA  
 R5F1037ADNA, R5F10379DNA, R5F10378DNA, R5F10377DNA  
 R5F1027AGNA, R5F10279GNA, R5F10278GNA, R5F10277GNA

&lt;R&gt;

| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-HWQFN24-4x4-0.50 | PWQN0024KE-A | P24K8-50-CAB-1 | 0.04            |



©2012 Renesas Electronics Corporation. All rights reserved.