

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Discontinued at Digi-Key |
|----------------------------|---|
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CSI, I ² C, UART/USART |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 23 |
| Program Memory Size | 4KB (4K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 8x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 30-LSSOP (0.240", 6.10mm Width) |
| Supplier Device Package | 30-LSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f103a7dsp-v0 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 1-1. | List of | Ordering | Part | Numbers |
|------------|---------|----------|------|---------|
|------------|---------|----------|------|---------|


| | Pin count | Package | Data flash | Fields of Application | Part Number | |
|---------|---|----------------------------|-------------|--|--|---|
| <r></r> | $\begin{array}{ccc} 20 & 20\text{-pin plastic} \\ \text{pins} & \text{LSSOP} \\ (4.4 \times 6.5 \text{ mm,} \\ 0.65 \text{ mm pitch}) \end{array} \text{Mounted}$ | | Mounted | A | R5F1026AASP#V5, R5F10269ASP#V5, R5F10268ASP#V5, R5F10267ASP#V5, R5F10266ASP#V5 R5F1026AASP#X5, R5F10269ASP#X5, R5F10268ASP#X5, R5F10267ASP#X5, R5F10266ASP#X5 | |
| | | | D | R5F1026ADSP#V5, R5F10269DSP#V5, R5F10268DSP#V5, R5F10267DSP#V5, R5F10266DSP#V5 R5F1026ADSP#X5, R5F10269DSP#X5, R5F10268DSP#X5, R5F10267DSP#X5, R5F10266DSP#X5 | | |
| | | | | G | R5F1026AGSP#V5, R5F10269GSP#V5, R5F10268GSP#V5, R5F10267GSP#V5, R5F10266GSP#V5 R5F1026AGSP#X5, R5F10269GSP#X5, R5F10268GSP#X5, R5F10267GSP#X5, R5F10266GSP#X5 | |
| | | | Not mounted | A | R5F1036AASP#V5, R5F10369ASP#V5, R5F10368ASP#V5, R5F10367ASP#V5, R5F10366ASP#V5 R5F1036AASP#X5, R5F10369ASP#X5, R5F10368ASP#X5, R5F10367ASP#X5, R5F10366ASP#X5 | |
| | | | | D | R5F1036ADSP#V5, R5F10369DSP#V5, R5F10368DSP#V5, R5F10367DSP#V5, R5F10366DSP#V5 R5F1036ADSP#X5, R5F10369DSP#X5, R5F10368DSP#X5, R5F10367DSP#X5, R5F10366DSP#X5 | |
| <r></r> | > 24 24-pin plastic pins HWQFN (4 × 4 mm, 0.5 | HWQFN | Mounted | A | R5F1027AANA#U5, R5F10279ANA#U5, R5F10278ANA#U5, R5F10277ANA#U5 R5F1027AANA#W5, R5F10279ANA#W5, R5F10278ANA#W5, R5F10277ANA#W5 | |
| | | | | | D | R5F1027ADNA#U5, R5F10279DNA#U5, R5F10278DNA#U5, R5F10277DNA#U5 R5F1027ADNA#W5, R5F10279DNA#W5, R5F10278DNA#W5, R5F10277DNA#W5 |
| | | | | G | R5F1027AGNA#U5, R5F10279GNA#U5, R5F10278GNA#U5, R5F10277GNA#U5 R5F1027AGNA#W5, R5F10279GNA#W5, R5F10278GNA#W5, R5F10277GNA#W5 | |
| | | | Not mounted | А | R5F1037AANA#V5, R5F10379ANA#V5, R5F10378ANA#V5, R5F10377ANA#V5 | |
| | | | | | R5F1037AANA#X5, R5F10379ANA#X5, R5F10378ANA#X5, R5F10377ANA#X5 | |
| | | | | D | R5F1037ADNA#V5, R5F10379DNA#V5, R5F10378DNA#V5, R5F10377DNA#V5 R5F1037ADNA#X5, R5F10379DNA#X5, R5F10378DNA#X5, R5F10377DNA#X5 | |
| | 30 pins | 30-pin plastic LSSOP | Mounted | A | R5F102AAASP#V0, R5F102A9ASP#V0, R5F102A8ASP#V0, R5F102A7ASP#V0 R5F102AAASP#X0, R5F102A9ASP#X0, R5F102A8ASP#X0, R5F102A7ASP#X0 | |
| | | (7.62 mm (300), 0.65 mm | | D | R5F102AADSP#V0, R5F102A9DSP#V0, R5F102A8DSP#V0, R5F102A7DSP#V0 R5F102AADSP#X0, R5F102A9DSP#X0, R5F102A8DSP#X0, R5F102A7DSP#X0 | |
| | | pitch) | :h) | G | R5F102AAGSP#V0, R5F102A9GSP#V0, R5F102A8GSP#V0, R5F102AAGSP#V0 R5F102AAGSP#X0, R5F102A9GSP#X0, R5F102A8GSP#X0, R5F102A7GSP#X0 | |
| | | | Not mounted | А | R5F103AAASP#V0, R5F103A9ASP#V0, R5F103A8ASP#V0, R5F103A7ASP#V0 R5F103AAASP#X0, R5F103A9ASP#X0, R5F103A8ASP#X0, R5F103A7ASP#X0 | |
| | | | | D | R5F103AADSP#V0, R5F103A9DSP#V0, R5F103A8DSP#V0, R5F103A7DSP#V0 R5F103AADSP#X0, R5F103A9DSP#X0, R5F103A8DSP#X0, R5F103A7DSP#X0 | |

Note For fields of application, see Figure 1-1 Part Number, Memory Size, and Package of RL78/G12.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.6.2 24-pin products



Note Provided only in the R5F102 products.



(1/2)

2.3.2 Supply current characteristics

(1) 20-, 24-pin products

| Parameter | Symbol | | | Conditions | | | MIN. | TYP. | MAX. | Unit | | | | | | | | | | | | | | |
|---------------------------|---|------------------------------------|--|--|------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|-------------------------------------|--------------------------------------|-------------------------------------|--------------------------------------|--------------------------------------|--|-------------------|--|-----|-----|
| Supply | IDD1 | Operating | HS(High-speed | $f_{IH}=24~MHz^{\text{Note 3}}$ | Basic | $V_{DD} = 5.0 V$ | | 1.5 | | mA | | | | | | | | | | | | | | |
| current ^{Note 1} | | mode | main) mode ^{№te4} | | operation | V _{DD} = 3.0 V | | 1.5 | | | | | | | | | | | | | | | | |
| | | | | | Normal | $V_{DD} = 5.0 V$ | | 3.3 | 5.0 | mA | | | | | | | | | | | | | | |
| | | | | | operation | $V_{DD} = 3.0 V$ | | 3.3 | 5.0 | | | | | | | | | | | | | | | |
| | | | | f⊮ = 16 MHz ^{Note 3} | $V_{DD} = 5.0 V$ | | 2.5 | 3.7 | mA | | | | | | | | | | | | | | | |
| | | | | | $V_{DD} = 3.0 V$ | | 2.5 | 3.7 | | | | | | | | | | | | | | | | |
| | LS(Low-speed f _H = 8 MHz ^{Note 3} | | $V_{DD} = 3.0 V$ | | 1.2 | 1.8 | mA | | | | | | | | | | | | | | | | | |
| | main) mode ^{Note 4} | | | $V_{DD} = 2.0 V$ | | 1.2 | 1.8 | | | | | | | | | | | | | | | | | |
| | HS(High-speed $f_{MX} = 20 \text{ MHz}^{Note 2}$, | | Square wave input | | 2.8 | 4.4 | mA | | | | | | | | | | | | | | | | | |
| | | main) mode | main) mode ^{№064} | $V_{DD} = 5.0 \text{ V}$ | | Resonator connection | | 3.0 | 4.6 | | | | | | | | | | | | | | | |
| | | | | $f_{MX} = 20 \text{ MHz}^{Note 2},$ | | Square wave input | | 2.8 | 4.4 | mA | | | | | | | | | | | | | | |
| | | | | $V_{DD} = 3.0 \text{ V}$ $f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 5.0 \text{ V}$ | | Resonator connection | | 3.0 | 4.6 | | | | | | | | | | | | | | | |
| | | | | | | $f_{MX} = 10 \text{ MHz}^{Note 2},$ | $f_{MX} = 10 \text{ MHz}^{Note 2}$, | $f_{MX} = 10 \text{ MHz}^{Note 2}$, | $f_{MX} = 10 \text{ MHz}^{Note 2}$, | $f_{MX} = 10 \text{ MHz}^{Note 2},$ | $f_{MX} = 10 \text{ MHz}^{Note 2}$, | $f_{MX} = 10 \text{ MHz}^{Note 2},$ | $f_{MX} = 10 \text{ MHz}^{Note 2}$, | $f_{MX} = 10 \text{ MHz}^{Note 2}$, | | Square wave input | | 1.8 | 2.6 |
| | | | | | $V_{DD} = 5.0 V$ | Resonator connection | | 1.8 | 2.6 | | | | | | | | | | | | | | | |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 2},$ | | Square wave input | | 1.8 | 2.6 | mA | | | | | | | | | | | | | | |
| | | | | $V_{DD} = 3.0 V$ | | Resonator connection | | 1.8 | 2.6 | | | | | | | | | | | | | | | |
| | LS(Low-speed | $f_{MX} = 8 \text{ MHz}^{Note 2},$ | | Square wave input | | 1.1 | 1.7 | mA | | | | | | | | | | | | | | | | |
| | | | main) mode Note 4 $V_{DD} = 3.0 V$ $f_{MX} = 8 MHz^{Note}$ $V_{DD} = 2.0 V$ | $V_{DD} = 3.0 \text{ V}$ | | Resonator connection | | 1.1 | 1.7 | | | | | | | | | | | | | | | |
| | | | | $f_{MX} = 8 \text{ MHz}^{Note 2},$ | | Square wave input | | 1.1 | 1.7 | mA | | | | | | | | | | | | | | |
| | | | | VDD = 2.0 V | | Resonator connection | | 1.1 | 1.7 | | | | | | | | | | | | | | | |

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator clock is stopped.
- **3.** When high-speed system clock is stopped
- **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: $V_{DD} = 2.7 \text{ V}$ to 5.5 V @1 MHz to 24 MHz $V_{DD} = 2.4 \text{ V}$ to 5.5 V @1 MHz to 16 MHz

- LS(Low speed main) mode: $V_{DD} = 1.8 V$ to 5.5 V @1 MHz to 8 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fil: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



2.4 AC Characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

| Items | Symbol | | Condition | IS | MIN. | TYP. | MAX. | Unit |
|--|--------------|---------------------------------------|---------------------------------|---------------------------------------|----------------|------|------|------|
| Instruction cycle (minimum | Тсү | Main system | HS (High- | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.04167 | | 1 | μS |
| instruction execution time) | | clock (fMAIN) operation | speed main) mode | $2.4~V \leq V_{\text{DD}} < 2.7~V$ | 0.0625 | | 1 | μS |
| | | | LS (Low- speed main) mode | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.125 | | 1 | μS |
| | | During self | HS (High- | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.04167 | | 1 | μS |
| | | programming | speed main) mode | $2.4~V \leq V_{\text{DD}} < 2.7~V$ | 0.0625 | | 1 | μS |
| | | | LS (Low- speed main) mode | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.125 | | 1 | μS |
| External main system clock | fex | $2.7~V \leq V_{\text{DD}} \leq 5$ | 1.0 | | 20.0 | MHz | | |
| frequency | | $2.4~V \leq V_{\text{DD}} < 2$ | 1.0 | | 16.0 | MHz | | |
| | | $1.8~V \leq V_{\text{DD}} < 2$ | .4 V | 1.0 | | 8.0 | MHz | |
| External main system clock | texн, texL | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | | 24 | | | ns |
| input high-level width, low- level width | | $2.4~V \leq V_{\text{DD}} < 2$ | 30 | | | ns | | |
| | | $1.8~V \leq V_{\text{DD}} < 2$ | 60 | | | ns | | |
| TI00 to TI07 input high-level width, low-level width | t⊓∺, t⊓∟ | | | | 1/fмск + 10 | | | ns |
| TO00 to TO07 output | fто | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | | | | | 12 | MHz |
| frequency | | $2.7~V \leq V_{\text{DD}} < 4$ | | | 8 | MHz | | |
| | | $1.8~V \leq V_{\text{DD}} < 2$ | | | 4 | MHz | | |
| PCLBUZ0, or PCLBUZ1 | f PCL | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | | | | | 16 | MHz |
| output frequency | | $2.7~V \leq V_{\text{DD}} < 4$ | | | 8 | MHz | | |
| | | $1.8~V \leq V_{\text{DD}} < 2$ | | | 4 | MHz | | |
| INTP0 to INTP5 input high- level width, low-level width | tın⊤н, tın⊤∟ | | | | 1 | | | μS |
| KR0 to KR9 input available width | tкя | | | | 250 | | | ns |
| RESET low-level width | tRSL | | | | 10 | | | μs |

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))



- 5. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- 6. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq V_DD < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-Cb \times Rb \times ln (1 - \frac{2.0}{Vb})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

 $\begin{array}{c} \displaystyle \frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \\ \hline \\ \displaystyle (\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits} \end{array} \times 100 \ [\%]$ * This value is the theoretical value of the relative difference between the transmission and reception sides.

- 7. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- 8. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq V_DD < 3.3 V, 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

$$\frac{1}{\text{ransfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}$$

$$\frac{1}{(1 - \frac{1.5}{V_b})} \times 100 \,[\%]$$
Transfer rate

* This value is the theoretical value of the relative difference between the transmission and reception sides.


- 9. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 8 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDg pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and V_{IL}, see the DC characteristics with TTL input buffer selected.



- **Notes 1.** When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1
 - **2.** When DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
- Caution Select the TTL input buffer for the SI00 pin and the N-ch open drain output (V_{DD} tolerance) mode for the SO00 pin and SCK00 pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b [Ω]:Communication line (SCK00, SO00) pull-up resistance, C_b [F]: Communication line (SCK00, SO00) load capacitance, V_b [V]: Communication line voltage
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)



CSI mode connection diagram (during communication at different potential)




Remarks 1. R_b [Ω]: Communication line (SOp) pull-up resistance, C_b [F]: Communication line (SOp) load capacitance, V_b [V]: Communication line voltage


2. p: CSI number (
$$p = 00, 20$$
), m: Unit number ($m = 0, 1$), n: Channel number ($n = 0$)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 10))

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)







CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Remark p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV_{REFM} (ADREFM = 1), target pin: ANI0, ANI2, ANI3, and ANI16 to ANI22

(TA = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, Reference voltage (+) = V_{BGR}^{Note 3}, Reference voltage (-) = AV_{REFM} Note ⁴ = 0 V, HS (high-speed main) mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|---------------|------------------|------|------|------------------------------------|------|
| Resolution | Res | | | 8 | | bit |
| Conversion time | t CONV | 8-bit resolution | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | EZS | 8-bit resolution | | | ±0.60 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 8-bit resolution | | | ±2.0 | LSB |
| Differential linearity error Note 1 | DLE | 8-bit resolution | | | ±1.0 | LSB |
| Analog input voltage | VAIN | | 0 | | $V_{\text{BGR}}{}^{\text{Note 3}}$ | V |

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to 28.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AV_{REFM}. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (–) = AV_{REFM}. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (–) = AV_{REFM}.



2.9 Dedicated Flash Memory Programmer Communication (UART)


| Parameter | Symbol Conditions | | MIN. TYP. I | | MAX. | Unit | | | |
|---------------|-------------------|---------------------------|-------------|--|-----------|------|--|--|--|
| Transfer rate | | During serial programming | 115,200 | | 1,000,000 | bps | | | |

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

2.10 Timing of Entry to Flash Memory Programming Modes

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------|--|------|------|------|------|
| Time to complete the communication for the initial setting after the external reset is released | tsuinit | POR and LVD reset are released before external reset release | | | 100 | ms |
| Time to release the external reset after the TOOL0 pin is set to the low level | ts∪ | POR and LVD reset are released before external reset release | 10 | | | μS |
| Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory) | tно | POR and LVD reset are released before external reset release | 1 | | | ms |



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - t_{SU} : Time to release the external reset after the TOOL0 pin is set to the low level
 - the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



<R> 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

<R> This chapter describes the following electrical specifications.

Target products G: Industrial applications $T_A = -40$ to $+105^{\circ}C$

<R> R5F102xxGxx

- **Cautions 1.** The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product.
 - **3.** Please contact Renesas Electronics sales office for derating of operation under $T_A = +85^{\circ}C$ to $+105^{\circ}C$. Derating is the systematic reduction of load for the sake of improved reliability.

Remark When the RL78 microcontroller is used in the range of T_A = -40 to +85 °C, see CHAPTER 28 <R> ELECTRICAL SPECIFICATIONS (A: T_A = -40 to +85 °C).

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}C$)" and the products "A: Consumer applications, and D: Industrial applications".

| Parameter | Арр | lication |
|-------------------------------------|---|---|
| | A: Consumer applications, D: Industrial applications | G: Industrial applications |
| Operating ambient temperature | T _A = -40 to +85°C | T _A = -40 to +105°C |
| Operating mode | HS (high-speed main) mode: | HS (high-speed main) mode only: |
| Operating voltage range | $2.7~V \leq V_{\text{DD}} \leq 5.5~V@1~MHz$ to 24 MHz | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ @ 1 MHz to 24 MHz |
| | 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ @1 MHz to 16 MHz |
| | LS (low-speed main) mode: | |
| | 1.8 V \leq V_{DD} \leq 5.5 V@1 MHz to 8 MHz | |
| High-speed on-chip oscillator clock | R5F102 products, 1.8 V \leq V_DD \leq 5.5 V: | R5F102 products, 2.4 V \leq V _{DD} \leq 5.5 V: |
| accuracy | ±1.0%@ T _A = -20 to +85°C | ±2.0%@ T _A = +85 to +105°C |
| | $\pm 1.5\%$ @ T _A = -40 to -20°C | ±1.0%@ T _A = -20 to +85°C |
| | R5F103 products, 1.8 V \leq V_DD \leq 5.5 V: | ±1.5% @ T _A = -40 to -20°C |
| | ±5.0%@ T _A = -40 to +85°C | |
| Serial array unit | UART | UART |
| | CSI: fcLK/2 (supporting 12 Mbps), fcLK/4 | CSI: fclk/4 |
| | Simplified I ² C communication | Simplified I ² C communication |
| Voltage detector | Rise detection voltage: 1.88 V to 4.06 V | Rise detection voltage: 2.61 V to 4.06 V |
| | (12 levels) | (8 levels) |
| | Fall detection voltage: 1.84 V to 3.98 V | Fall detection voltage: 2.55 V to 3.98 V |
| | (12 levels) | (8 levels) |

Remark The electrical characteristics of the products G: Industrial applications (T_A = -40 to +105°C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to 29.1 to 29.10.



(2) 30-pin products

| <u>(Ta = -40 to</u> | +105°C, | 2.4 V ≤ V | DD \leq 5.5 V, Vss = | = 0 V) | | _ | - | | (2/2) |
|---------------------|------------|------------------|--------------------------------------|--|----------------------|------|------|-------|-------|
| Parameter | Symbol | | Conditions | | | | | MAX. | Unit |
| Supply | DD2 Note 2 | HALT | HS (High-speed | $f_{IH} = 24 \text{ MHz}^{Note 4}$ | $V_{DD} = 5.0 V$ | | 440 | 2300 | μA |
| current Note 1 | | mode | main) mode ^{№066} | | $V_{DD} = 3.0 V$ | | 440 | 2300 | |
| | | | | $f_{IH} = 16 \text{ MHz}^{Note 4}$ | $V_{DD} = 5.0 V$ | | 400 | 1700 | μA |
| | | | | | $V_{DD} = 3.0 V$ | | 400 | 1700 | |
| | | | $f_{MX} = 20 \text{ MHz}^{Note 3}$, | Square wave input | | 280 | 1900 | μA | |
| | | | $V_{DD} = 5.0 V$ | Resonator connection | | 450 | 2000 | | |
| | | | | $f_{MX} = 20 \text{ MHz}^{Note 3},$ | Square wave input | | 280 | 1900 | μA |
| | | $V_{DD} = 3.0 V$ | Resonator connection | | 450 | 2000 | | | |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 3}$, | Square wave input | | 190 | 1020 | μA |
| | | | | $V_{DD} = 5.0 V$ | Resonator connection | | 260 | 1100 | |
| | | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ $V_{\text{DD}} = 3.0 \text{ V}$ | Square wave input | | 190 | 1020 | μA |
| | | | | | Resonator connection | | 260 | 1100 | |
| | DD3 Note 5 | STOP | $T_A = -40^{\circ}C$ | | | | 0.18 | 0.50 | μA |
| | | mode | T _A = +25°C | | | | 0.23 | 0.50 | |
| | | | T _A = +50°C | | | | 0.30 | 1.10 | |
| | | | T _A = +70°C | T _A = +70°C | | | 0.46 | 1.90 | |
| | | | T _A = +85°C | | | | 0.75 | 3.30 | |
| | | | T _A = +105°C | | | | 2.94 | 15.30 | |

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator clock is stopped.
- 4. When high-speed system clock is stopped.
- Not including the current flowing into the 12-bit interval timer and watchdog timer. 5.
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz VDD = 2.4 V to 5.5 V @1 MHz to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except STOP mode, temperature condition of the TYP. value is TA = 25°C.



| Parameter | Symbol | Conditions | | HS (high-spee | d main) Mode | Unit |
|--|--------|---|---------------------------------------|---------------|--------------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time | tKCY1 | $t_{\text{KCY1}} \geq 4/f_{\text{CLK}}$ | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 334 | | ns |
| | | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | 500 | | ns |
| SCKp high-/low-level width | tкнı, | $4.0~V \leq V_{\text{DD}} \leq 5$ | .5 V | tксү1/2–24 | | ns |
| | tĸ∟ı | $2.7~V \leq V_{\text{DD}} \leq 5$ | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | tксү1/2–76 | | ns |
| SIp setup time (to SCKp \uparrow) ^{Note 1} | tsik1 | $4.0~V \leq V_{\text{DD}} \leq 5$ | .5 V | 66 | | ns |
| | | $2.7~V \le V_{\text{DD}} \le 5.$ | 5 V | 66 | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5$ | .5 V | 113 | | ns |
| SIp hold time (from SCKp \uparrow) Note 2 | tksi1 | | | | | ns |
| Delay time from SCKp↓ to SOp output ^{Note 3} | tkso1 | C = 30 pF ^{Note4} | | | 50 | ns |

| (2) During communication at same potential (CSI mode) (master mode, SCKp internal clock output) |
|---|
| $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ |

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- **Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).
- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)
 - 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))




| Parameter | Symbol | Con | ditions | HS (high-speed | main) Mode | Unit |
|---|--------|---------------------------------------|--|----------------|--------------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time Note4 | tксү2 | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | 20 MHz < fмск | 16/fмск | | ns |
| | | | fмск ≤ 20 MHz | 12/fмск | | ns |
| | | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 16 MHz < fмск | 16/fмск | | ns |
| | | | fмск ≤ 16 MHz | 12/fмск | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | $2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | | | ns |
| | | | | | | |
| SCKp high-/low-level width | tкн2, | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | | | ns |
| | tĸ∟2 | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | tксү2/2–16 | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | tксү2/2–36 | | ns |
| SIp setup time (to SCKp↑) | tsik2 | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | 1/fмск + 40 | | ns |
| Note 1 | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | 1/fмск + 60 | | ns |
| SIp hold time (from SCKp↑) ^{Note 2} | tksi2 | | | 1/fмск + 62 | | ns |
| Delay time from SCKp \downarrow to | tĸso2 | C = 30 pF Note4 | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | 2/fмск + 66 | ns |
| SOp output Note 3 | | | $2.4~V \le V_{\text{DD}} \le 5.5~V$ | | 2/fмск + 113 | ns |

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (T_A = -40 to +105°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- **Caution** Select the normal input buffer for the SIp and SCKp pins and the normal output mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

CSI mode connection diagram (during communication at same potential)





(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{ss} (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

| Parameter | Symbol | Condition | ns | MIN. | TYP. | MAX. | Unit |
|--|---------------|--|---|--------|----------------|-------|------|
| Resolution | Res | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | AINL | 10-bit resolution | | | 1.2 | ±7.0 | LSB |
| Conversion time | t CONV | 10-bit resolution | $3.6~V \leq V \text{DD} \leq 5.5~V$ | 2.125 | | 39 | μs |
| | | Target pin: ANI0 to ANI3, | $2.7~V \leq V \text{DD} \leq 5.5~V$ | 3.1875 | | 39 | μs |
| | | ANI16 to ANI22 | $2.4~V \leq V \text{DD} \leq 5.5~V$ | 17 | | 39 | μs |
| Conversion time | tconv | 10-bit resolution | $3.6~V \leq V \text{DD} \leq 5.5~V$ | 2.375 | | 39 | μs |
| | | Target pin: internal reference | $2.7 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ | 3.5625 | | 39 | μs |
| | | voltage, and temperature sensor output voltage (HS (high-speed main) mode) | $2.4~V \le V_{DD} \le 5.5~V$ | 17 | | 39 | μS |
| Zero-scale error ^{Notes 1, 2} | EZS | 10-bit resolution | | | | ±0.60 | %FSR |
| Full-scale error ^{Notes 1, 2} | EFS | 10-bit resolution | | | | ±0.60 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 10-bit resolution | | | | ±4.0 | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution | | | | ±2.0 | LSB |
| Analog input voltage | VAIN | ANI0 to ANI3, ANI16 to ANI2 | 2 | 0 | | VDD | V |
| | | Internal reference voltage (HS (high-speed main) mode) | Internal reference voltage (HS (high-speed main) mode) | | VBGR Note 3 | | V |
| | | Temperature sensor output v (HS (high-speed main) mode) | 0 | | VTMPS25 Note 3 | | V |

| $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V})$ | $V_{cc} = 0 V Beference voltage (+) = V_{DD}$ | Reference voltage (_) – Vee) |
|---|---|-------------------------------|
| $(1A = -40 \ 10 \ +105 \ 0; \ 2.4 \ V \ -5 \ V \ -5 \ 0; \ 5.5 \ V$ | $v_{33} = 0 v$, hereference voltage (+) = v_{DD} | , melerence vonage (-) - vssj |

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to 29.6.2 Temperature sensor/internal reference voltage characteristics.



3.6.2 Temperature sensor/internal reference voltage characteristics

| | | / \ | | | | |
|-----------------------------------|---------|---|------|------|------|-------|
| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| Temperature sensor output voltage | VTMPS25 | Setting ADS register = 80H, TA = +25°C | | 1.05 | | V |
| Internal reference voltage | VBGR | Setting ADS register = 81H | 1.38 | 1.45 | 1.50 | V |
| Temperature coefficient | Fvtmps | Temperature sensor output voltage that depends on the temperature | | -3.6 | | mV/°C |
| Operation stabilization wait time | tамр | | 5 | | | μs |


(T_A = -40 to $+105^{\circ}$ C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, HS (high-speed main) mode

3.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------|--------|------------------------|------|------|------|------|
| Detection voltage | VPOR | Power supply rise time | 1.45 | 1.51 | 1.57 | V |
| | VPDR | Power supply fall time | 1.44 | 1.50 | 1.56 | V |
| Minimum pulse width Note | TPW | | 300 | | | μs |

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





3.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode (T_A = -40 to +105°C, V_{PDR} \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------|-------------------|------------------------|------|------|------|------|
| Detection supply voltage | VLVDO | Power supply rise time | 3.90 | 4.06 | 4.22 | V |
| | | Power supply fall time | 3.83 | 3.98 | 4.13 | V |
| | VLVD1 | Power supply rise time | 3.60 | 3.75 | 3.90 | V |
| | | Power supply fall time | 3.53 | 3.67 | 3.81 | V |
| | VLVD2 | Power supply rise time | 3.01 | 3.13 | 3.25 | V |
| | | Power supply fall time | 2.94 | 3.06 | 3.18 | V |
| | V _{LVD3} | Power supply rise time | 2.90 | 3.02 | 3.14 | V |
| | | Power supply fall time | 2.85 | 2.96 | 3.07 | V |
| | VLVD4 | Power supply rise time | 2.81 | 2.92 | 3.03 | V |
| | | Power supply fall time | 2.75 | 2.86 | 2.97 | V |
| | VLVD5 | Power supply rise time | 2.70 | 2.81 | 2.92 | V |
| | | Power supply fall time | 2.64 | 2.75 | 2.86 | v |
| | VLVD6 | Power supply rise time | 2.61 | 2.71 | 2.81 | V |
| | | Power supply fall time | 2.55 | 2.65 | 2.75 | V |
| | VLVD7 | Power supply rise time | 2.51 | 2.61 | 2.71 | V |
| | | Power supply fall time | 2.45 | 2.55 | 2.65 | V |
| Minimum pulse width | tıw | | 300 | | | μs |
| Detection delay time | | | | | 300 | μs |




<R>

<R> 3.7 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{SS} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------|--------|------------|----------------------|------|------|------|
| Data retention supply voltage | Vdddr | | 1.44 ^{Note} | | 5.5 | V |

<R> Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



3.8 Flash Memory Programming Characteristics

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|--------|--|---------|-----------|------|-------|
| System clock frequency | fськ | | 1 | | 24 | MHz |
| Code flash memory rewritable times Notes 1, 2, 3 | Cerwr | Retained for 20 years $T_A = 85^{\circ}C^{Notes 4}$ | 1,000 | | | Times |
| Data flash memory rewritable times Notes 1, 2, 3 | | Retained for 1 year $T_A = 25^{\circ}C^{Notes 4}$ | | 1,000,000 | | |
| | | Retained for 5 years $T_A = 85^{\circ}C^{Notes 4}$ | 100,000 | | | |
| | | Retained for 20 years $T_A = 85^{\circ}C^{Notes 4}$ | 10,000 | | | |

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
- 4. This temperature is the average value at which data are retained.



3.9 Dedicated Flash Memory Programmer Communication (UART)


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | | | | |
|---------------|--------|---------------------------|---------|------|-----------|------|--|--|--|--|
| Transfer rate | | During serial programming | 115,200 | | 1,000,000 | bps | | | | |

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

3.10 Timing of Entry to Flash Memory Programming Modes

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------|--|------|------|------|------|
| Time to complete the communication for the initial setting after the external reset is released | tsuinit | POR and LVD reset are released before external release | | | 100 | ms |
| Time to release the external reset after the TOOL0 pin is set to the low level | tsu | POR and LVD reset are released before external release | 10 | | | μS |
| Time to hold the TOOL0 pin at the low level after the external reset is released | tнo | POR and LVD reset are released before external release | 1 | | | ms |
| (excluding the processing time of the firmware to control the flash memory) | | | | | | |



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - $t_{\text{su:}}$ Time to release the external reset after the TOOL0 pin is set to the low level
 - the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)




4. PACKAGE DRAWINGS

4.1 20-pin products


R5F1026AASP, R5F10269ASP, R5F10268ASP, R5F10267ASP, R5F10266ASP R5F1036AASP, R5F10369ASP, R5F10368ASP, R5F10367ASP, R5F10366ASP R5F1026ADSP, R5F10269DSP, R5F10268DSP, R5F10267DSP, R5F10266DSP R5F1036ADSP, R5F10369DSP, R5F10368DSP, R5F10367DSP, R5F10366DSP R5F1026AGSP, R5F10269GSP, R5F10268GSP, R5F10267GSP, R5F10266GSP

<R>

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|------------------------|--------------|----------------|-----------------|
| P-LSSOP20-4.4x6.5-0.65 | PLSP0020JB-A | P20MA-65-NAA-1 | 0.1 |



 detail of lead end





| | (UNIT:mm) | |
|------|--------------------|--|
| ITEM | DIMENSIONS | |
| D | 6.50±0.10 | |
| Е | 4.40±0.10 | |
| HE | 6.40±0.20 | |
| А | 1.45 MAX. | |
| A1 | 0.10±0.10 | |
| A2 | 1.15 | |
| е | 0.65±0.12 | |
| bp | 0.22 + 0.10 - 0.05 | |
| С | 0.15 + 0.05 - 0.02 | |
| L | 0.50±0.20 | |
| У | 0.10 | |
| θ | 0° to 10° | |
| | | |

©2012 Renesas Electronics Corporation. All rights reserved.

1.Dimensions "%1" and "%2" do not include mold flash.

2.Dimension "X3" does not include trim offset.

