

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f103a9asp-v0

RL78/G12 1. OUTLINE

#### 1.2 List of Part Numbers

<R>

Figure 1-1. Part Number, Memory Size, and Package of RL78/G12



- Notes 1. For details about the differences between the R5F102 products and the R5F103 products of RL78/G12, see 1.1 Differences between the R5F102 Products and the R5F103 Products.
  - 2. Products only for "A: Consumer applications ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )" and "D: Industrial applications ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )"

RL78/G12 1. OUTLINE

#### 1.3 Differences between the R5F102 Products and the R5F103 Products

The following are differences between the R5F102 products and the R5F103 products.

- O Whether the data flash memory is mounted or not
- O High-speed on-chip oscillator oscillation frequency accuracy
- O Number of channels in serial interface
- O Whether the DMA function is mounted or not
- O Whether a part of the safety functions are mounted or not

#### 1.3.1 Data Flash

The data flash memory of 2 KB is mounted on the R5F102 products, but not on the R5F103 products.

Product	Data Flash
R5F102 products	2KB
R5F1026A, R5F1027A, R5F102AA,	
R5F10269, R5F10279, R5F102A9,	
R5F10268, R5F10278, R5F102A8,	
R5F10267, R5F10277, R5F102A7,	
R5F10266 Note	
R5F103 products	Not mounted
R5F1036A, R5F1037A, R5F103AA,	
R5F10369, R5F10379, R5F103A9,	
R5F10368, R5F10378 R5F103A8,	
R5F10367, R5F10377, R5F103A7,	
R5F10366	

**Note** The RAM in the R5F10266 has capacity as small as 256 bytes. Depending on the customer's program specification, the stack area to execute the data flash library may not be kept and data may not be written to or erased from the data flash memory.

**Caution** When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.

RL78/G12 1. OUTLINE

### 1.5 Pin Identification

ANI0 to ANI3,		REGC:	Regulator Capacitance
ANI16 to ANI22:	Analog input	RESET:	Reset
AVREFM:	Analog Reference Voltage Minus	RxD0 to RxD2:	Receive Data
AVREFP:	Analog reference voltage plus	SCK00, SCK01, SCK11,	
EXCLK:	External Clock Input	SCK20:	Serial Clock Input/Output
	(Main System Clock)	SCL00, SCL01,	
INTP0 to INTP5	Interrupt Request From Peripheral	SCL11, SCL20, SCLA0:	Serial Clock Input/Output
KR0 to KR9:	Key Return	SDA00, SDA01, SDA11,	
P00 to P03:	Port 0	SDA20, SDAA0:	Serial Data Input/Output
P10 to P17:	Port 1	SI00, SI01, SI11, SI20:	Serial Data Input
P20 to P23:	Port 2	SO00, SO01, SO11,	
P30 to P31:	Port 3	SO20:	Serial Data Output
P40 to P42:	Port 4	TI00 to TI07:	Timer Input
P50, P51:	Port 5	TO00 to TO07:	Timer Output
P60, P61:	Port 6	TOOL0:	Data Input/Output for Tool
P120 to P122, P125:	Port 12	TOOLRxD, TOOLTxD:	Data Input/Output for External
P137:	Port 13		Device
P147:	Port 14	TxD0 to TxD2:	Transmit Data
PCLBUZ0, PCLBUZ1:	Programmable Clock Output/	VDD:	Power supply
	Buzzer Output	Vss:	Ground
		X1, X2:	Crystal Oscillator (Main System Clock)

#### 2.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Parameter	Symbols		Conditions	Ratings	Unit
Supply Voltage	V <sub>DD</sub>			-0.5 to + 6.5	V
REGC terminal input voltage <sup>Note1</sup>	VIREGC	REGC		-0.3 to +2.8 and -0.3 to V <sub>DD</sub> + 0.3 <sub>Note 2</sub>	V
Input Voltage	VII	Other than P60, F	P61	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 3</sup>	V
	Vı2	P60, P61 (N-ch o	pen drain)	-0.3 to 6.5	V
Output Voltage	Vo			-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 3</sup>	V
Analog input voltage	Val	20-, 24-pin produc	cts: ANI0 to ANI3, ANI16 to ANI22	-0.3 to V <sub>DD</sub> + 0.3	V
		30-pin products: A	ANIO to ANI3, ANI16 to ANI19	and -0.3 to AVREF(+)+0.3 Notes 3, 4	
Output current, high	<b>І</b> он1	Per pin	Other than P20 to P23	-40	mA
		Total of all pins	All the terminals other than P20 to P23	-170	mA
			20-, 24-pin products: P40 to P42	-70	mA
			30-pin products: P00, P01, P40, P120		
			20-, 24-pin products: P00 to P03 <sup>Note 5</sup> , P10 to P14 30-pin products: P10 to P17, P30, P31, P50, P51, P147	-100	mA
	<b>І</b> ОН2	Per pin	P20 to P23	-0.5	mA
		Total of all pins		-2	mA
Output current, low	lo <sub>L1</sub>	Per pin	Other than P20 to P23	40	mA
		Total of all pins	All the terminals other than P20 to P23	170	mA
			20-, 24-pin products: P40 to P42 30-pin products: P00, P01, P40, P120	70	mA
			20-, 24-pin products: P00 to P03 <sup>Note 5</sup> , P10 to P14, P60, P61 30-pin products: P10 to P17, P30, P31, P50, P51, P60, P61, P147	100	mA
	lo <sub>L2</sub>	Per pin	P20 to P23	1	mA
		Total of all pins		5	mA
Operating ambient temperature	Та			-40 to +85	°C
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

Notes 1. 30-pin product only.

- 2. Connect the REGC pin to  $V_{SS}$  via a capacitor (0.47 to 1  $\mu$ F). This value determines the absolute maximum rating of the REGC pin. Do not use it with voltage applied.
- 3. Must be 6.5 V or lower.
- 4. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
- 5. 24-pin products only.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port

- **2.** AVREF(+): + side reference voltage of the A/D converter.
- 3. Vss: Reference voltage



(2/4)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	lol1	20-, 24-pin products: Per pin for P00 to P03 <sup>Note 4</sup> , P10 to P14, P40 to P42				20.0 Note 2	mA
		30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147					
		Per pin for P60, P61				15.0 Note 2	mA
		20-, 24-pin products:	$4.0~V \leq V_{DD} \leq 5.5~V$			60.0	mA
		20 nin producto:	$2.7~V \leq V_{DD} < 4.0~V$			9.0	mA
			1.8 V ≤ V <sub>DD</sub> < 2.7 V			1.8	mA
		20-, 24-pin products:	$4.0~V \leq V_{DD} \leq 5.5~V$			80.0	mA
		Total of P00 to P03 <sup>Note 4</sup> ,	$2.7~V \leq V_{DD} < 4.0~V$			27.0	mA
		P10 to P14, P60, P61  30-pin products:  Total of P10 to P17, P30, P31, P50, P51, P60, P61, P147  (When duty ≤ 70% Note 3)	1.8 V ≤ V <sub>DD</sub> < 2.7 V			5.4	mA
		Total of all pins (When duty ≤ 70% Note 3)				140	mA
	lol2	Per pin for P20 to P23				0.4	mA
		Total of all pins				1.6	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.
  - 2. However, do not exceed the total current value.
  - 3. The output current value under conditions where the duty factor  $\leq 70\%$ .

If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

- Total output current of pins =  $(lol \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. 24-pin products only.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le VDD \le 5.5 \text{ V}, Vss = 0 \text{ V})$ 

(4/4)

Parameter	Symbol		Condition	ons	MIN.	TYP.	MAX.	Unit
Output voltage, low	V <sub>OL1</sub>	P00 to P03 <sup>Note</sup> , P10 to P14,		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 20.0 \text{ mA}$ $4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$			1.3 0.7	V
		30-pin products: P0 P10 to P17, P30, F P50, P51, P120, P	P31, P40,	$I_{OL1} = 8.5 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 3.0 \text{ mA}$			0.6	V
				$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 1.5~mA$			0.4	V
							0.4	V
	V <sub>OL2</sub>	P20 to P23		Iol2 = 400 μA			0.4	V
	V <sub>OL3</sub>	P60, P61		$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 15.0~mA$			2.0	V
				$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 5.0~mA$			0.4	V
				$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 3.0~mA$			0.4	V
				$1.8~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 2.0~mA$			0.4	V
Input leakage current, high	Ішн1	Other than P121, P122	$V_{I} = V_{DD}$				1	μΑ
	<b>І</b> Lін2	P121, P122 (X1, X2/EXCLK)	$V_{I} = V_{DD}$	Input port or external clock input			1	μΑ
				When resonator connected			10	μΑ
Input leakage current, low	ILIL1	Other than P121, P122	Vı = Vss				-1	μΑ
	ILIL2	P121, P122 (X1, X2/EXCLK)	Vı = Vss	Input port or external clock input			-1	μΑ
				When resonator connected			-10	μΑ
On-chip pull-up resistance	Rυ	20-, 24-pin product P00 to P03 <sup>Note</sup> , P10 P40 to P42, P125, 30-pin products: P0 P10 to P17, P30, F P50, P51, P120, P	to P14, RESET 00, P01, P31, P40,	V <sub>I</sub> = Vss, input port	10	20	100	kΩ

Note 24-pin products only.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

#### 2.3.2 Supply current characteristics

#### (1) 20-, 24-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit		
Supply	I <sub>DD1</sub>	Operating	HS(High-speed	f⊩ = 24 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		1.5		mA		
current <sup>Note 1</sup>		mode	main) mode Note 4		operation \	V <sub>DD</sub> = 3.0 V		1.5				
				Normal	V <sub>DD</sub> = 5.0 V		3.3	5.0	mA			
					operation	V <sub>DD</sub> = 3.0 V		3.3	5.0			
		fiн = 16 N	f⊩ = 16 MHz <sup>Note 3</sup>		V <sub>DD</sub> = 5.0 V		2.5	3.7	mA			
						V <sub>DD</sub> = 3.0 V		2.5	3.7			
			LS(Low-speed	f⊩ = 8 MHz <sup>Note 3</sup>	f <sub>IH</sub> = 8 MHz <sup>Note 3</sup>		V <sub>DD</sub> = 3.0 V		1.2	1.8	mA	
	HS(High-	main) mode Note 4			V <sub>DD</sub> = 2.0 V		1.2	1.8				
		HS(High-speed			Square wave input		2.8	4.4	mA			
		main) mode Note4			Resonator connection		3.0	4.6				
						$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	·		Square wave input		2.8	4.4
				$V_{DD} = 3.0 \text{ V}$ $f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$		Resonator connection		3.0	4.6			
							Square wave input		1.8	2.6	mA	
				$V_{DD} = 5.0 \text{ V}$		Resonator connection		1.8	2.6			
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$		Square wave input		1.8	2.6	mA		
				$V_{DD} = 3.0 \text{ V}$		Resonator connection		1.8	2.6			
			LS(Low-speed	f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> ,		Square wave input		1.1	1.7	mA		
	main) mode Note 4	main) mode Note 4	$V_{DD} = 3.0 \text{ V}$ $f_{MX} = 8 \text{ MHz}^{\text{Note 2}},$		Resonator connection		1.1	1.7				
		$f_{MX} = 8 MHz^{Note 2},$				Square wave input		1.1	1.7	mA		
				$V_{DD} = 2.0 \text{ V}$		Resonator connection		1.1	1.7			

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator clock is stopped.
  - 3. When high-speed system clock is stopped
  - **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode:  $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 24 \text{ MHz}$ 

 $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 16 \text{ MHz}$ 

LS(Low speed main) mode:  $V_{DD} = 1.8 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 8 \text{ MHz}$ 

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fil: high-speed on-chip oscillator clock frequency
  - **3.** Temperature condition of the TYP. value is  $T_A = 25$ °C.

#### (2) 30-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(1/2)

			3 0.0 V, V33 =	/						(1/2
Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD1</sub>	Operating	HS (High-speed	f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		1.5		mA
current Note 1		mode	main) mode <sup>Note 4</sup>	operation	V <sub>DD</sub> = 3.0 V		1.5			
					Normal	V <sub>DD</sub> = 5.0 V		3.7	5.5	mA
					operation	V <sub>DD</sub> = 3.0 V		3.7	5.5	
				f <sub>IH</sub> = 16 MHz <sup>Note 3</sup>		V <sub>DD</sub> = 5.0 V		2.7	4.0	mA
						V <sub>DD</sub> = 3.0 V		2.7	4.0	
				f <sub>IH</sub> = 8 MHz <sup>Note 3</sup>		V <sub>DD</sub> = 3.0 V		1.2	1.8	mA
	main) mode Note 4  HS (High-speed main) mode Note 4			V <sub>DD</sub> = 2.0 V		1.2	1.8			
		$f_{MX} = 20 \ MHz^{Note 2},$ $V_{DD} = 5.0 \ V$		Square wave input		3.0	4.6	mA		
			$V_{DD} = 5.0 \text{ V}$		Resonator connection		3.2	4.8		
			f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$		Square wave input		3.0	4.6	mA
				$\begin{aligned} V_{DD} &= 3.0 \text{ V} \\ \\ f_{MX} &= 10 \text{ MHz}^{Note  2}, \\ V_{DD} &= 5.0 \text{ V} \end{aligned}$		Resonator connection		3.2	4.8	
						Square wave input		1.9	2.7	mA
						Resonator connection		1.9	2.7	
				$f_{MX} = 10 \text{ MHz}^{Note 2}$		Square wave input		1.9	2.7	mA
				V <sub>DD</sub> = 3.0 V		Resonator connection		1.9	2.7	
			LS (Low-speed	$f_{MX} = 8 MHz^{Note 2}$		Square wave input		1.1	1.7	mA
	main) mode <sup>Note 4</sup>	$V_{DD} = 3.0 \text{ V}$		Resonator connection		1.1	1.7			
		$f_{MX} = 8 MHz^{Note 2}$		Square wave input		1.1	1.7	mA		
				$V_{DD} = 2.0 \text{ V}$		Resonator connection		1.1	1.7	

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator clock is stopped.
  - 3. When high-speed system clock is stopped
  - **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode:  $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 24 \text{ MHz}$ 

V<sub>DD</sub> = 2.4 V to 5.5 V @1 MHz to 16 MHz

LS(Low speed main) mode:  $V_{DD} = 1.8 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 8 \text{ MHz}$ 

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: high-speed on-chip oscillator clock frequency
  - **3.** Temperature condition of the TYP. value is  $T_A = 25$ °C.

#### (3) Peripheral functions (Common to all products)

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed onchip oscillator operating current	FIL Note 1				0.20		μΑ
12-bit interval timer operating current	ÎTMKA Notes 1, 2, 3				0.02		μΑ
Watchdog timer operating current	WDT Notes 1, 2, 4	fıL = 15 kHz			0.22		μΑ
A/D converter	IADC Notes 1, 5	When conversion at	Normal mode, AVREFP = VDD = 5.0 V		1.30	1.70	mA
operating current		maximum speed	Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.50	0.70	mA
A/D converter reference voltage operating current	ADREF Note 1				75.0		μΑ
Temperature sensor operating current	ITMPS Note 1				75.0		μА
LVD operating current	ILVD Notes 1, 6				0.08		μΑ
Self- programming operating current	FSP Notes 1, 8				2.00	12.20	mA
BGO operating current	IBGO Notes 1, 7				2.00	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 9		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.20	1.44	mA
		CSI/UART operation			0.70	0.84	mA

#### Notes 1. Current flowing to the $V_{\text{DD}}$ .

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and IFIL and ITMKA when the 12-bit interval timer operates.
- 4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
- **5.** Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- **6.** Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
- 7. Current flowing only during data flash rewrite.
- 8. Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 17.3.3 SNOOZE mode.

#### Remarks 1. fil: Low-speed on-chip oscillator clock frequency

2. Temperature condition of the TYP. value is  $T_A = 25$ °C

# (3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) ( $T_A = -40$ to +85°C, 1.8 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fcLk	$2.7~V \leq V_{DD} \leq 5.5~V$	167		500		ns
			$2.4~V \leq V_{DD} \leq 5.5~V$	250		500		ns
			$1.8~V \leq V_{DD} \leq 5.5~V$	-		500		ns
SCKp high-/low-level width	tкн1,	$4.0~V \leq V_{DD} \leq$	5.5 V	tксү1/2-12		tkcy1/2-50		ns
	t <sub>KL1</sub>			tkcy1/2-18		tkcy1/2-50		ns
				tkcy1/2-38		tkcy1/2-50		ns
		1.8 V ≤ V <sub>DD</sub> ≤	$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			tkcy1/2-50		ns
SIp setup time (to SCKp↑)	tsıĸı	$4.0~V \leq V_{DD} \leq 5.5~V$		44		110		ns
Note 1		$2.7~V \leq V_{DD} \leq 5.5~V$		44		110		ns
		$2.4~V \leq V_{DD} \leq$	$2.4~V \leq V_{DD} \leq 5.5~V$			110		ns
		$1.8~V \leq V_{DD} \leq$	5.5 V	-		110		ns
SIp hold time (from SCKp↑) Note 2	tksıı			19		19		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 30 pF Note4			25		25	ns

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products)
  - 2. fmck: Serial array unit operation clock frequency
    (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.))

- Notes 1. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1
  - **2.** When DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
- Caution Select the TTL input buffer for the SI00 pin and the N-ch open drain output (VDD tolerance) mode for the SO00 pin and SCK00 pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).

  For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** Rb [ $\Omega$ ]:Communication line (SCK00, SO00) pull-up resistance, Cb [F]: Communication line (SCK00, SO00) load capacitance, Vb [V]: Communication line voltage
  - fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)

#### LVD detection voltage of interrupt & reset mode

(T<sub>A</sub> = -40 to +85°C, V<sub>PDR</sub>  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol		Con	MIN.	TYP.	MAX.	Unit	
Interrupt and reset	V <sub>LVDB0</sub>	V <sub>POC2</sub> ,	VPOC1, VPOC0 = 0, 0, 1, fa	1.80	1.84	1.87	V	
mode	V <sub>LVDB1</sub>		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	V <sub>LVDB2</sub>		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	V <sub>LVDB3</sub>		LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	V <sub>LVDC0</sub>	V <sub>POC2</sub> ,	/POC1, VPOC0 = 0, 1, 0, falling reset voltage			2.45	2.50	V
	V <sub>LVDC1</sub>		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	V <sub>LVDC2</sub>		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	V <sub>LVDC3</sub>		LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	V <sub>LVDD0</sub>	V <sub>POC2</sub> ,	VPOC1, VPOC1 = 0, 1, 1, fa	lling reset voltage	2.70	2.75	2.81	V
	V <sub>LVDD1</sub>		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	V <sub>LVDD2</sub>		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	V <sub>LVDD3</sub>		LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V

#### 2.6.5 Power supply voltage rising slope characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

**Caution** Make sure to keep the internal reset state by the LVD circuit or an external reset until V<sub>DD</sub> reaches the operating voltage range shown in 28.4 AC Characteristics.

 $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le VDD \le 5.5 \text{ V}, Vss = 0 \text{ V})$ 

(4/4)

Parameter	Symbol		Conditio	ns	MIN.	TYP.	MAX.	Unit
Output voltage, low	V <sub>OL1</sub>	P00 to P03 <sup>Note</sup> , P10 to P14, P40 to P42  30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147  lol1 = 8.5 mA  2.7 V $\leq$ V <sub>DD</sub> $\leq$ lol1 = 3.0 mA  2.7 V $\leq$ V <sub>DD</sub> $\leq$ lol1 = 1.5 mA  2.4 V $\leq$ V <sub>DD</sub> $\leq$		$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 8.5~mA$			0.7	٧
				$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 3.0~mA$			0.6	V
				$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{IoL1} = 1.5 \text{ mA}$			0.4	٧
				$2.4~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 0.6~mA$			0.4	٧
	V <sub>OL2</sub>	P20 to P23		Ιοι2 = 400 μΑ			0.4	V
	Vol3	P60, P61		$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 15.0~mA$			2.0	V
				$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 5.0 \text{ mA}$			0.4	V
				$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 3.0~mA$			0.4	V
				$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 2.0 \text{ mA}$			0.4	V
Input leakage current, high	Ішн1	Other than P121, V <sub>I</sub> = V <sub>DD</sub> P122					1	μА
	ILIH2	P121, P122 (X1, X2/EXCLK)	VI = VDD	Input port or external clock input			1	μА
				When resonator connected			10	μΑ
Input leakage current, low	ILIL1	Other than P121, P122	Vı = Vss				-1	μΑ
	ILIL2	P121, P122 (X1, X2/EXCLK)	Vı = Vss	Input port or external clock input			-1	μА
				When resonator connected			-10	μA
On-chip pull-up resistance	Ru	20-, 24-pin product P00 to P03 <sup>Note</sup> , P10 P40 to P42, P125,	) to P14,	V <sub>I</sub> = V <sub>SS</sub> , input port	10	20	100	kΩ
		30-pin products: P0 P10 to P17, P30, F P50, P51, P120, P	P31, P40,					

Note 24-pin products only.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

#### 3.3.2 Supply current characteristics

#### (1) 20-, 24-pin products

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(1/2)


Parameter	Symbol		Conditions					TYP.	MAX.	Unit
Supply	I <sub>DD1</sub>	Operating	HS (High-speed	f⊪ = 24 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		1.5		mA
current <sup>Note 1</sup>	rent <sup>Note 1</sup> mode main) mode <sup>Note 4</sup>		operation	V <sub>DD</sub> = 3.0 V		1.5				
					Normal	V <sub>DD</sub> = 5.0 V		3.3	5.3	mA
					operation	V <sub>DD</sub> = 3.0 V		3.3	5.3	
				f⊪ = 16 MHz <sup>Note 3</sup>		V <sub>DD</sub> = 5.0 V		2.5	3.9	mA
						V <sub>DD</sub> = 3.0 V		2.5	3.9	
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$		Square wave input		2.8	4.7	mA
				$V_{DD} = 5.0 \text{ V}$		Resonator connection		3.0	4.8	
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$		Square wave input		2.8	4.7	mA
				$V_{DD} = 3.0 \text{ V}$		Resonator connection		3.0	4.8	
				$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		1.8	2.8	mA
				$V_{DD} = 5.0 \text{ V}$		Resonator connection		1.8	2.8	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,		Square wave input		1.8	2.8	mA
				$V_{DD} = 3.0 \text{ V}$		Resonator connection		1.8	2.8	

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator clock is stopped.
  - 3. When high-speed system clock is stopped
  - **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.


HS(High speed main) mode:  $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 24 \text{ MHz}$  $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 16 \text{ MHz}$ 

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: high-speed on-chip oscillator clock frequency
  - **3.** Temperature condition of the TYP. value is  $T_A = 25^{\circ}C$ .


#### **TI/TO Timing**




#### **Interrupt Request Input Timing**




#### **Key Interrupt Input Timing**




### **RESET Input Timing**



# CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



### CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0,1), n: Channel number (n = 0, 1, 3))

#### (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		HS (high-spe	•	Unit	
				MIN.	MAX.	
SCKp cycle time Note 1	tkcy2	$4.0~V \leq V_{DD} \leq 5.5~V,$	20 MHz < fмcк ≤ 24 MHz	24/fмск		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмск ≤ 20 MHz	20/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.7 \text{ V} \le V_{DD} < 4.0 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	32/fмск		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмcк ≤ 20 MHz	28/fмск		ns
			8 MHz < fмск ≤ 16 MHz	24/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.4 \text{ V} \le V_{DD} < 3.3 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	72/fмск		ns
		$1.6~V \leq V_b \leq 2.0~V$	16 MHz < fмск ≤ 20 MHz	64/fмск		ns
			8 MHz < fмск ≤ 16 MHz	52/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	32/fмск		ns
			fмcк ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level width	tkH2, tkL2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.00 \le 5.5 \text{ V}$	$.7~V \leq V_b \leq 4.0~V$	tkcy2/2 - 24		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.0 \text{ V}$	$.3~V \leq V_b \leq 2.7~V$	tkcy2/2 - 36		ns
		$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, 1.0 $	$.6~V \leq V_b \leq 2.0~V$	tkcy2/2 - 100		ns
SIp setup time	tsık2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.00 \le 5.5 \text{ V}$	$7 \text{ V} \leq V_{DD} \leq 4.0 \text{ V}$	1/fmck + 40		ns
(to SCKp↑) Note 2		$2.7 \; V \leq V_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V$		1/fmck + 40		ns
		$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, 1.3 \text{ M}$	$.6~V \le V_{DD} \le 2.0~V$	1/fmck + 60		ns
SIp hold time (from SCKp↑) Note 3	tksi2			1/fmck + 62		ns
Delay time from SCKp↓ to SOp output Note 4	tkso2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.00 \le 5.5 \text{ V}$	$7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$		2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}$		240		
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.		2/fмск +	ns	
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}$		428		
		$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, 1.3 \text{ M}$	$0.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$		2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}$	Ω		1146	


Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to  $SCKp\downarrow^{n}$  when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp1" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


- Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.



#### CSI mode connection diagram (during communication at different potential)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



**Remarks 1.** R<sub>b</sub> [ $\Omega$ ]: Communication line (SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage

- 2. p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)
- fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn))

#### 3.5.2 Serial interface IICA

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Symbol Conditions		HS (high-speed main) mode			
			Standa	rd Mode	Fast	Mode	
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode: fclk≥ 3.5 MHz			0	400	kHz
		Normal mode: fclk≥ 1 MHz	0	100			kHz
Setup time of restart condition	tsu:sta		4.7		0.6		μS
Hold time <sup>Note 1</sup>	thd:STA		4.0		0.6		μS
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		μS
Hold time when SCLA0 = "H"	thigh		4.0		0.6		μS
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission) <sup>Note 2</sup>	thd:dat		0	3.45	0	0.9	μS
Setup time of stop condition	tsu:sto		4.0		0.6		μS
Bus-free time	<b>t</b> BUF		4.7		1.3		μS

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution Only in the 30-pin products, the values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VoH1, VoL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Normal mode:  $C_b = 400 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega$ Fast mode:  $C_b = 320 \text{ pF}, \text{ Rb} = 1.1 \text{ k}\Omega$ 

#### IICA serial transfer timing



<R>



### RL78/G12 Data Sheet

		Description			
Rev.	Date	Page	Summary		
1.00	Dec 10, 2012	-	First Edition issued		
2.00	Sep 06, 2013	1	Modification of 1.1 Features		
		3	Modification of 1.2 List of Part Numbers		
		4	Modification of Table 1-1. List of Ordering Part Numbers, Note, and Caution		
		7 to 9	Modification of package name in 1.4.1 to 1.4.3		
		14	Modification of tables in 1.7 Outline of Functions		
		17	Modification of description of table in 2.1 Absolute Maximum Ratings (TA = 25°C)		
		18	Modification of table, Note, and Caution in 2.2.1 X1 oscillator characteristics		
		18 19	Modification of table in 2.2.2 On-chip oscillator characteristics		
		20	Modification of Note 3 in 2.3.1 Pin characteristics (1/4)		
		23	Modification of Note 3 in 2.3.1 Pin characteristics (2/4)		
			Modification of Notes 1 and 2 in (1) 20-, 24-pin products (1/2)		
		24	Modification of Notes 1 and 3 in (1) 20-, 24-pin products (2/2)		
		25	Modification of Notes 1 and 2 in (2) 30-pin products (1/2)		
		26	Modification of Notes 1 and 3 in (2) 30-pin products (2/2)		
		27	Modification of (3) Peripheral functions (Common to all products)		
		28	Modification of table in 2.4 AC Characteristics		
		29	Addition of Minimum Instruction Execution Time during Main System Clock Operation		
		30	Modification of figures of AC Timing Test Point and External Main System Clock Timing		
		31	Modification of figure of AC Timing Test Point		
		31	Modification of description and Note 2 in (1) During communication at same potential (UART mode)		
		32	Modification of description in (2) During communication at same potential (CSI mode)		
		33	Modification of description in (3) During communication at same potential (CSI mode)		
		34	Modification of description in (4) During communication at same potential (CSI mode)		
		36	Modification of table and Note 2 in (5) During communication at same potential (simplified I <sup>2</sup> C mode)		
		38, 39	Modification of table and Notes 1 to 9 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)		
		40	Modification of Remarks 1 to 3 in (6) Communication at different potential (1.8 V,		
		44	2.5 V, 3 V) (UART mode)		
		41	Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode)		
		42	Modification of Caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode)  Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI		
		43	mode) (1/3)		
		44	Modification of table and Notes 1 and 2 in (8) Communication at different potential (1.8		
			V, 2.5 V, 3 V) (CSI mode) (2/3)		
		45	Modification of table, Note 1, and Caution 1 in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)		
		47	Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode)		
		50	Modification of table, Note 1, and Caution 1 in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode)		
		52	Modification of Remark in 2.5.2 Serial interface IICA		
			Addition of table to 2.6.1 A/D converter characteristics		
		53			
		53	Modification of Notes 3 to 5 in 3.6.1 (1)		
		54	Modification of Notes 3 to 5 in 2.6.1 (1)		
		54	Modification of description and Notes 2 to 4 in 2.6.1 (2)		