

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f103aadsp-v0

RL78/G12 1. OUTLINE

Table 1-1. List of Ordering Part Numbers

Pin Package Data flash Part Number count Application R5F1026AASP#V5, R5F10269ASP#V5, R5F10268ASP#V5, R5F10267ASP#V5, 20 20-pin plastic Mounted < R> pins LSSOP R5F10266ASP#V5 R5F1026AASP#X5, R5F10269ASP#X5, R5F10268ASP#X5, R5F10267ASP#X5, $(4.4 \times 6.5 \text{ mm},$ 0.65 mm pitch) R5F10266ASP#X5 D R5F1026ADSP#V5, R5F10269DSP#V5, R5F10268DSP#V5, R5F10267DSP#V5, R5F10266DSP#V5 R5F1026ADSP#X5, R5F10269DSP#X5, R5F10268DSP#X5, R5F10267DSP#X5, R5F10266DSP#X5 G R5F1026AGSP#V5, R5F10269GSP#V5, R5F10268GSP#V5, R5F10267GSP#V5, R5F10266GSP#V5 R5F1026AGSP#X5, R5F10269GSP#X5, R5F10268GSP#X5, R5F10267GSP#X5, B5F10266GSP#X5 R5F1036AASP#V5, R5F10369ASP#V5, R5F10368ASP#V5, R5F10367ASP#V5, Not mounted R5F10366ASP#V5 R5F1036AASP#X5, R5F10369ASP#X5, R5F10368ASP#X5, R5F10367ASP#X5, R5F10366ASP#X5 D R5F1036ADSP#V5, R5F10369DSP#V5, R5F10368DSP#V5, R5F10367DSP#V5, R5F10366DSP#V5 R5F1036ADSP#X5, R5F10369DSP#X5, R5F10368DSP#X5, R5F10367DSP#X5, R5F10366DSP#X5 24 24-pin plastic Mounted R5F1027AANA#U5, R5F10279ANA#U5, R5F10278ANA#U5, R5F10277ANA#U5 Α <R> **HWQFN** pins R5F1027AANA#W5, R5F10279ANA#W5, R5F10278ANA#W5, $(4 \times 4 \text{ mm}, 0.5)$ R5F10277ANA#W5 mm pitch) D R5F1027ADNA#U5, R5F10279DNA#U5, R5F10278DNA#U5, R5F10277DNA#U5 R5F1027ADNA#W5, R5F10279DNA#W5, R5F10278DNA#W5, R5F10277DNA#W5 G R5F1027AGNA#U5, R5F10279GNA#U5, R5F10278GNA#U5, R5F10277GNA#U5 R5F1027AGNA#W5, R5F10279GNA#W5, R5F10278GNA#W5, R5F10277GNA#W5 Not mounted Α R5F1037AANA#V5, R5F10379ANA#V5, R5F10378ANA#V5, R5F10377ANA#V5 R5F1037AANA#X5, R5F10379ANA#X5, R5F10378ANA#X5, R5F10377ANA#X5 D R5F1037ADNA#V5, R5F10379DNA#V5, R5F10378DNA#V5, R5F10377DNA#V5 R5F1037ADNA#X5, R5F10379DNA#X5, R5F10378DNA#X5, R5F10377DNA#X5 R5F102AAASP#V0, R5F102A9ASP#V0, R5F102A8ASP#V0, R5F102A7ASP#V0 30 30-pin plastic Mounted Α LSSOP R5F102AAASP#X0, R5F102A9ASP#X0, R5F102A8ASP#X0, R5F102A7ASP#X0 pins (7.62 mm D R5F102AADSP#V0, R5F102A9DSP#V0, R5F102A8DSP#V0, R5F102A7DSP#V0 (300), 0.65 mm R5F102AADSP#X0, R5F102A9DSP#X0, R5F102A8DSP#X0, R5F102A7DSP#X0 pitch) G R5F102AAGSP#V0. R5F102A9GSP#V0. R5F102A8GSP#V0. R5F102A7GSP#V0 R5F102AAGSP#X0, R5F102A9GSP#X0, R5F102A8GSP#X0, R5F102A7GSP#X0 R5F103AAASP#V0, R5F103A9ASP#V0, R5F103A8ASP#V0, R5F103A7ASP#V0 Not mounted Α R5F103AAASP#X0, R5F103A9ASP#X0, R5F103A8ASP#X0, R5F103A7ASP#X0 R5F103AADSP#V0. R5F103A9DSP#V0. R5F103A8DSP#V0. R5F103A7DSP#V0 D R5F103AADSP#X0, R5F103A9DSP#X0, R5F103A8DSP#X0, R5F103A7DSP#X0

Note For fields of application, see Figure 1-1 Part Number, Memory Size, and Package of RL78/G12.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



RL78/G12 1. OUTLINE

1.3.2 On-chip oscillator characteristics

(1) High-speed on-chip oscillator oscillation frequency of the R5F102 products

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	T _A = -20 to +85 °C	-1.0	+1.0	%
oscillator oscillation	T _A = -40 to -20 °C	-1.5	+1.5	
frequency accuracy	T _A = +85 to +105 °C	-2.0	+2.0	

(2) High-speed on-chip oscillator oscillation frequency of the R5F103 products

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	T _A = -40 to + 85 °C	-5.0	+5.0	%
oscillator oscillation				
frequency accuracy				

1.3.3 Peripheral Functions

The following are differences in peripheral functions between the R5F102 products and the R5F103 products.

		R5F102	2 product	R5F103	product	
RL78/G12	20, 24 pin	30 pin product	20, 24 pin	30 pin		
		product		product	product	
Serial interface	UART	1 channel	3 channels	1 channel		
	CSI	2 channels	3 channels	1 channel		
	Simplified I ² C	2 channels	3 channels	None		
DMA function		2 channels		None		
Safety function	CRC operation	Yes		None		
RAM guard		Yes		None		
	SFR guard	Yes		None		

2.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbols		Conditions	Ratings	Unit
Supply Voltage	V _{DD}			-0.5 to + 6.5	V
REGC terminal input voltage ^{Note1}	Virego	REGC		-0.3 to +2.8 and -0.3 to V _{DD} + 0.3 Note 2	V
Input Voltage	VII	Other than P60, F	P61	-0.3 to V _{DD} + 0.3 ^{Note 3}	V
	Vı2	P60, P61 (N-ch o	pen drain)	-0.3 to 6.5	٧
Output Voltage	Vo			-0.3 to V _{DD} + 0.3 ^{Note 3}	٧
Analog input voltage	Val	20-, 24-pin produ	cts: ANI0 to ANI3, ANI16 to ANI22	-0.3 to V _{DD} + 0.3	V
		30-pin products: A	ANIO to ANI3, ANI16 to ANI19	and -0.3 to AVREF(+)+0.3 Notes 3, 4	
Output current, high	І он1	Per pin	Other than P20 to P23	-40	mA
		Total of all pins	All the terminals other than P20 to P23	-170	mA
			20-, 24-pin products: P40 to P42	-70	mA
			30-pin products: P00, P01, P40, P120		
			20-, 24-pin products: P00 to P03 ^{Note 5} , P10 to P14 30-pin products: P10 to P17, P30, P31, P50, P51, P147	-100	mA
	І он2	Per pin	P20 to P23	-0.5	mA
		Total of all pins		-2	mA
Output current, low	l _{OL1}	Per pin	Other than P20 to P23	40	mA
		Total of all pins	All the terminals other than P20 to P23	170	mA
			20-, 24-pin products: P40 to P42 30-pin products: P00, P01, P40, P120	70	mA
			20-, 24-pin products: P00 to P03 ^{Note 5} , P10 to P14, P60, P61 30-pin products: P10 to P17, P30, P31, P50, P51, P60, P61, P147	100	mA
	lo _{L2}	Per pin	P20 to P23	1	mA
		Total of all pins		5	mA
Operating ambient temperature	Та			-40 to +85	°C
Storage temperature	T _{stg}			-65 to +150	°C

- Notes 1. 30-pin product only.
 - 2. Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F). This value determines the absolute maximum rating of the REGC pin. Do not use it with voltage applied.
 - 3. Must be 6.5 V or lower.
 - 4. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
 - 5. 24-pin products only.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port
 - **2.** AVREF(+): + side reference voltage of the A/D converter.
 - 3. Vss: Reference voltage



(2/4)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	lo _{L1}	20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42				20.0 Note 2	mA
		30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147					
		Per pin for P60, P61				15.0 Note 2	mA
		20-, 24-pin products:	$4.0~V \leq V_{DD} \leq 5.5~V$			60.0	mA
		-	$2.7~V \leq V_{\text{DD}} < 4.0~V$			9.0	mA
		30-pin products: Total of P00, P01, P40, P120 (When duty ≤ 70% Note 3)	$1.8~V \le V_{DD} < 2.7~V$			1.8	mA
		20-, 24-pin products:	$4.0~V \leq V_{DD} \leq 5.5~V$			80.0	mA
		Total of P00 to P03 ^{Note 4} ,	$2.7~V \leq V_{DD} < 4.0~V$			27.0	mA
		P10 to P14, P60, P61 30-pin products: Total of P10 to P17, P30, P31, P50, P51, P60, P61, P147 (When duty ≤ 70% Note 3)	1.8 V ≤ V _{DD} < 2.7 V			5.4	mA
		Total of all pins (When duty ≤ 70% Note 3)				140	mA
	lol2	Per pin for P20 to P23				0.4	mA
		Total of all pins				1.6	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

- 2. However, do not exceed the total current value.
- 3. The output current value under conditions where the duty factor \leq 70%.

If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

- Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. 24-pin products only.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

(3/4)

Parameter	Symbol	Condition	S	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	Normal input buffer 20-, 24-pin products: P00 to P0 P40 to P42	03 ^{Note 2} , P10 to P14,	0.8Vpb		V _{DD}	V
		30-pin products: P00, P01, P1 P40, P50, P51, P120, P147	0 to P17, P30, P31,				
	V _{IH2}	TTL input buffer	$4.0~V \leq V_{DD} \leq 5.5~V$	2.2		V _{DD}	V
		20-, 24-pin products: P10, P11	$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	2.0		V _{DD}	٧
		30-pin products: P01, P10, P11, P13 to P17	$1.8~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.3~\textrm{V}$	1.5		V _{DD}	V
	V _{IH3}	P20 to P23		0.7V _{DD}		V _{DD}	V
	V _{IH4}	P60, P61		0.7V _{DD}		6.0	V
	V _{IH5}	P121, P122, P125 ^{Note 1} , P137, I	EXCLK, RESET	0.8V _{DD}		V _{DD}	V
Input voltage, low	V _{IL1}	Normal input buffer		0		0.2V _{DD}	V
		20-, 24-pin products: P00 to P03 ^{Note 2} , P10 to P14, P40 to P42					
		30-pin products: P00, P01, P10 P40, P50, P51, P120, P147	to P17, P30, P31,				
	V _{IL2}	TTL input buffer	$4.0~V \leq V_{DD} \leq 5.5~V$	0		0.8	V
		20-, 24-pin products: P10, P11	$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	0		0.5	٧
		30-pin products: P01, P10, P11, P13 to P17	$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}$	0		0.32	V
	V _{IL3}	P20 to P23		0		0.3V _{DD}	V
	VIL4	P60, P61		0		0.3V _{DD}	٧
	V _{IL5}	P121, P122, P125 ^{Note 1} , P137, I	EXCLK, RESET	0		0.2V _{DD}	٧
Output voltage, high	V он1	20-, 24-pin products: P00 to P03 ^{Note 2} , P10 to P14,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ Iон1 = -10.0 mA	V _{DD} -1.5			V
		P40 to P42 30-pin products:	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -3.0 \text{ mA}$	V _{DD} -0.7			V
	P31, P40, P50, P51,	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120,	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{I}_{\text{OH1}} = -2.0 \text{ mA}$	V _{DD} -0.6			٧
		P147	$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -1.5 \text{ mA}$	V _{DD} -0.5			V
	V _{OH2}	P20 to P23	Iон₂ = −100 μA	V _{DD} -0.5			V

Notes 1. 20, 24-pin products only.

2. 24-pin products only.

Caution The maximum value of V_{IH} of pins P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products is V_{DD} even in N-ch open-drain mode. High level is not output in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2) 30-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit	
Supply	I _{DD1}	Operating	HS (High-speed	f⊪ = 24 MHz ^{Note3}	Basic	V _{DD} = 5.0 V		1.5		mA	
current Note 1		mode	main) mode Note 4		operation	V _{DD} = 3.0 V		1.5			
					Normal	V _{DD} = 5.0 V		3.7	5.5	mA	
					operation	V _{DD} = 3.0 V		3.7	5.5		
				f _{IH} = 16 MHz ^{Note 3}		V _{DD} = 5.0 V		2.7	4.0	mA	
						V _{DD} = 3.0 V		2.7	4.0		
			LS (Low-speed	f _{IH} = 8 MHz ^{Note 3}		V _{DD} = 3.0 V		1.2	1.8	mA	
			main) mode Note 4	ote 4		V _{DD} = 2.0 V		1.2	1.8		
			HS (High-speed	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$		Square wave input		3.0	4.6	mA	
		main) mode [№]		main) mode Note 4	$V_{DD} = 5.0 \text{ V}$		Resonator connection		3.2	4.8	
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$		Square wave input		3.0	4.6	mA	
				$V_{DD} = 3.0 \text{ V}$		Resonator connection		3.2	4.8		
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$		Square wave input		1.9	2.7	mA	
				$V_{DD} = 5.0 \text{ V}$		Resonator connection		1.9	2.7		
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$		Square wave input		1.9	2.7	mA	
				$V_{DD} = 3.0 \text{ V}$		Resonator connection		1.9	2.7		
			LS (Low-speed	$f_{MX} = 8 MHz^{Note 2}$		Square wave input		1.1	1.7	mA	
			main) mode Note 4	$V_{DD} = 3.0 \text{ V}$		Resonator connection		1.1	1.7		
				$f_{MX} = 8 MHz^{Note 2}$		Square wave input		1.1	1.7	mA	
				$V_{DD} = 2.0 \text{ V}$		Resonator connection		1.1	1.7		

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator clock is stopped.
 - 3. When high-speed system clock is stopped
 - **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz

V_{DD} = 2.4 V to 5.5 V @1 MHz to 16 MHz

LS(Low speed main) mode: $V_{DD} = 1.8 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 8 \text{ MHz}$

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25$ °C.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions			nigh-speed in) Mode		ow-speed n) Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
Transfer		Reception	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V},$		fмск/6		fмск/6	bps
rate Note4			$2.7~V \leq V_b \leq 4.0~V$		Note1		Note1	
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$		4.0		1.3	Mbps
			$2.7 \text{ V} \le V_{DD} < 4.0 \text{ V},$		fмск/6		fмск/6	bps
			$2.3~V \leq V_b \leq 2.7~V$		Note1		Note1	
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note3}$		4.0		1.3	Mbps
			$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$		fмск/6		fмск/6	bps
	1.6 V ≤ V _b ≤	$1.6~V \leq V_b \leq 2.0~V$		Notes1, 2		Notes1, 2		
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note3}$		4.0		1.3	Mbps
		Transmission	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$		Note4		Note4	bps
			$2.7~V \leq V_b \leq 4.0~V$					
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$		2.8 Note5		2.8 Note5	Mbps
			$2.7 \text{ V} \le V_{DD} < 4.0 \text{ V},$		Note6		Note6	bps
			$2.3~V \leq V_b \leq 2.7~V,$					
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$		1.2 Note7		1.2 Note7	Mbps
			$1.8 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V},$		Notes		Notes	bps
			$1.6~V \leq V_b \leq 2.0~V$		2, 8		2, 8	
	1.0 V \(\sqrt{V} \) \(\sqrt{V} \)	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$		0.43 Note9		0.43 Note9	Mbps	

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. Use it with $V_{DD} \ge V_b$.
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V \leq V_{DD} \leq 5.5 V)

16 MHz (2.4 V
$$\leq$$
 V_{DD} \leq 5.5 V)

LS (low-speed main) mode: $8 \text{ MHz} (1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V})$

4. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq V_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\left\{-C_b \times R_b \times \text{ln } (1-\frac{2.2}{V_b})\right\} \times 3} \quad \text{[bps]}$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- This value as an example is calculated when the conditions described in the "Conditions" column are met.
 Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- **6.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq V_{DD} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\mathsf{Transfer rate} \times 2} - \{-\mathsf{Cb} \times \mathsf{Rb} \times \mathsf{In} \ (1 - \frac{2.0}{\mathsf{Vb}})\}}{\frac{1}{(\mathsf{Transfer rate})} \times \mathsf{Number of transferred bits}} \times 100 \ [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 7. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 6** above to calculate the maximum transfer rate under conditions of the customer.
- 8. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq V_{DD} < 3.3 V, 1.6 V \leq V_b \leq 2.0 V

$$\mbox{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \mbox{ln } (1 - \frac{1.5}{V_b})\} \times 3} \mbox{ [bps]}$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{\frac{1}{(\text{Transfer rate}) \times \text{Number of transferred bits}}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **9.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 8** above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		h-speed Mode	`	v-speed Mode	Unit
			MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega $		400 ^{Note1}		300 ^{Note1}	kHz
		$ 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega $		400 ^{Note1}		300 ^{Note1}	kHz
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \ R_{\text{b}} = 5.5 \text{ k}\Omega$		300 ^{Note1}		300 ^{Note1}	kHz
Hold time when SCLr = "L"	tLOW	$ 4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, $ $ C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.8 \text{ k} \Omega $	1150		1550		ns
		$ 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, $ $ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega $	1150		1550		ns
			1550		1550		ns
Hold time when SCLr = "H"	tнідн	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega $	675		610		ns
		$ 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, $ $ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega $	600		610		ns
		$1.8~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,^{\text{Note2}}$ $C_b = 100~pF,~R_b = 5.5~k\Omega$	610		610		ns
Data setup time (reception)	tsu:dat	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$	1/fmck + 190 Note3		1/f _{MCK} + 190 _{Note3}		ns
		$2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V,$ $C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega$	1/fмск + 190 Note3		1/fмск + 190 Note3		ns
		$1.8~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,^{\text{Note2}}$ $C_b = 100~pF,~R_b = 5.5~k\Omega$	1/fмск + 190 _{Note3}		1/fмск + 190 Note3		ns
Data hold time (transmission)	thd:dat	$ 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, $ $ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega $	0	355	0	355	ns
		$ 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, $ $ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega $	0	355	0	355	ns
		$1.8~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,^{\text{Note2}}$ $C_b = 100~pF,~R_b = 5.5~k\Omega$	0	405	0	405	ns

- Notes 1. The value must also be equal to or less than fmck/4.
 - $\textbf{2.} \quad \text{Use it with } V_{DD} \geq V_b.$
 - 3. Set tsu:DAT so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".
- Cautions 1. Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
 - 2. IIC01 and IIC11 cannot communicate at different potential.

(Remarks are listed on the next page.)

- **Notes 1.** Excludes quantization error ($\pm 1/2$ LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - **3.** When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

- **4.** Values when the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 5. Refer to 28.6.2 Temperature sensor/internal reference voltage characteristics.

(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI22

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		10	bit
Overall error Note 1	AINL	10-bit resolution			1.2	±5.0	LSB
		AVREFP = VDD Note 3			1.2	±8.5 Note 4	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target ANI pin: ANI16 to ANI22	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
				57		95	μS
Zero-scale error Notes 1, 2	EZS	10-bit resolution				±0.35	%FSR
		AVREFP = VDD Note 3				±0.60 Note 4	%FSR
Full-scale error Notes 1, 2	EFS	10-bit resolution				±0.35	%FSR
		AVREFP = VDD Note 3				±0.60 Note 4	%FSR
Integral linearity error Note 1	ILE	10-bit resolution				±3.5	LSB
		AVREFP = VDD Note 3				±6.0 Note 4	LSB
Differential linearity	DLE	10-bit resolution				±2.0	LSB
error ^{Note 1}		AVREFP = VDD Note 3				±2.5 Note 4	LSB
Analog input voltage	Vain	ANI16 to ANI22		0		AVREFP and VDD	V

- Notes 1. Excludes quantization error (±1/2 LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - **3.** When $AV_{REFP} \leq V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX, value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

4. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).



(2/4)

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Output current, lowNote 1	lo _{L1}	20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42				8.5 Note 2	mA
		30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147					
		Per pin for P60, P61				15.0 Note 2	mA
		Total of P40 to P42	$4.0~V \leq V_{DD} \leq 5.5~V$			25.5	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			9.0	mA
			$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$			1.8	mA
		20-, 24-pin products:	$4.0~V \leq V_{DD} \leq 5.5~V$			40.0	mA
		Total of P00 to P03 ^{Note 4} ,	$2.7~V \leq V_{DD} < 4.0~V$			27.0	mA
		P10 to P14, P60, P61 30-pin products: Total of P10 to P17, P30, P31, P50, P51, P60, P61, P147 (When duty ≤ 70% Note 3)	2.4 V ≤ V _{DD} < 2.7 V			5.4	mA
		Total of all pins (When duty ≤ 70% Note 3)				65.5	mA
	lo _{L2}	Per pin for P20 to P23				0.4	mA
		Total of all pins				1.6	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

- 2. However, do not exceed the total current value.
- 3. The output current value under conditions where the duty factor $\leq 70\%$.

If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

- Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. 24-pin products only.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le VDD \le 5.5 \text{ V}, Vss = 0 \text{ V})$

(4/4)

Parameter	Symbol		Conditio	ns	MIN.	TYP.	MAX.	Unit
Output voltage, low	V _{OL1}	20-, 24-pin products: P00 to P03 ^{Note} , P10 to P14, P40 to P42 30-pin products: P00, P01,		$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 8.5~mA$			0.7	V
				$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 3.0~mA$			0.6	V
		P10 to P17, P30, F P50, P51, P120, P		$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 1.5 \text{ mA}$			0.4	V
				$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 0.6 \text{ mA}$			0.4	V
	V _{OL2}	P20 to P23		Ιοι2 = 400 μΑ			0.4	V
	Vol3	P60, P61		$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 15.0~mA$			2.0	V
				$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 5.0 \text{ mA}$			0.4	V
				$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 3.0~mA$			0.4	V
				$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 2.0 \text{ mA}$			0.4	V
Input leakage current, high	Ішн1	Other than P121, V _I = V _{DD}					1	μА
	ILIH2	P121, P122 (X1, X2/EXCLK)	VI = VDD	Input port or external clock input			1	μА
				When resonator connected			10	μΑ
Input leakage current, low	ILIL1	Other than P121, P122	Vı = Vss				-1	μΑ
	ILIL2	P121, P122 (X1, X2/EXCLK)	Vı = Vss	Input port or external clock input			-1	μΑ
				When resonator connected			-10	μΑ
On-chip pull-up resistance	Ru	20-, 24-pin product P00 to P03 ^{Note} , P10 P40 to P42, P125,) to P14,	V _I = V _{SS} , input port	10	20	100	kΩ
		30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147						

Note 24-pin products only.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2) 30-pin products

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I _{DD1}	Operating	HS (High-speed	f _{IH} = 24 MHz ^{Note 3}	Basic	V _{DD} = 5.0 V		1.5		mA
current ^{Note 1}		mode	main) mode Note 4		operation	V _{DD} = 3.0 V		1.5		
					Normal	V _{DD} = 5.0 V		3.7	5.8	mA
					operation	V _{DD} = 3.0 V		3.7	5.8	
				fin = 16 MHz ^{Note 3}		V _{DD} = 5.0 V		2.7	4.2	mA
						V _{DD} = 3.0 V		2.7	4.2	
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$		Square wave input		3.0	4.9	mA
				$V_{DD} = 5.0 \text{ V}$		Resonator connection		3.2	5.0	
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$		Square wave input		3.0	4.9	mA
				$V_{DD} = 3.0 \text{ V}$		Resonator connection		3.2	5.0	
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$		Square wave input		1.9	2.9	mA
				$V_{DD} = 5.0 \text{ V}$		Resonator connection		1.9	2.9	
				f _{MX} = 10 MHz ^{Note 2} ,		Square wave input		1.9	2.9	mA
				V _{DD} = 3.0 V		Resonator connection	·	1.9	2.9	

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator clock is stopped.
 - 3. When high-speed system clock is stopped
 - **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 24 \text{ MHz}$ $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 16 \text{ MHz}$

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.

(2) 30-pin products

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit		
Supply	IDD2 Note 2		HALT	HS (High-speed	fih = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		440	2300	μА	
current Note 1		mode	main) mode Note 6		V _{DD} = 3.0 V		440	2300			
				fin = 16 MHz ^{Note 4}	V _{DD} = 5.0 V		400	1700	μА		
					V _{DD} = 3.0 V		400	1700			
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		280	1900	μΑ		
				V _{DD} = 5.0 V	Resonator connection		450	2000			
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 3.0 \text{ V}$	Square wave input		280	1900	μА		
					Resonator connection		450	2000			
			$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		190	1020	μΑ			
						$V_{DD} = 5.0 \text{ V}$	Resonator connection		260	1100	
									f _{MX} = 10 MHz ^{Note 3} ,	Square wave input	
				$V_{DD} = 3.0 \text{ V}$	Resonator connection		260	1100			
	IDD3 Note 5	STOP	T _A = -40°C				0.18	0.50	μΑ		
	mod	mode	T _A = +25°C				0.23	0.50			
			T _A = +50°C				0.30	1.10			
			$T_A = +70^{\circ}C$ $T_A = +85^{\circ}C$				0.46	1.90			
							0.75	3.30			
			T _A = +105°C				2.94	15.30			


- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator clock is stopped.
 - 4. When high-speed system clock is stopped.
 - 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **6.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode: $V_{DD} = 2.7 \text{ V}$ to 5.5 V @1 MHz to 24 MHz $V_{DD} = 2.4 \text{ V}$ to 5.5 V @1 MHz to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except STOP mode, temperature condition of the TYP. value is $T_A = 25$ °C.

3.5 Peripheral Functions Characteristics

AC Timing Test Point



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

_	1	1	,	ı		
Parameter	Symbol		Conditions	HS (high-spee	Unit	
				MIN.	MAX.	
Transfer rate					fмск/12	bps
Note 1			Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK}^{Note2}$		2.0	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.


2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V \leq VDD \leq 5.5 V)


16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-spe	Unit		
				MIN.	MAX.		
SCKp cycle time Note 1	tkcy2	$4.0~V \leq V_{DD} \leq 5.5~V,$	20 MHz < fмcк ≤ 24 MHz	24/fмск		ns	
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмск ≤ 20 MHz	20/fмск		ns	
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns	
			fmck ≤ 4 MHz	12/fмск		ns	
		$2.7 \text{ V} \le V_{DD} < 4.0 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	32/fмск		ns	
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмcк ≤ 20 MHz	28/fмск		ns	
			8 MHz < fмск ≤ 16 MHz	24/fмск		ns	
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns	
			fmck ≤ 4 MHz	12/fмск		ns	
		$2.4 \text{ V} \le V_{DD} < 3.3 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	72/fмск		ns	
		$1.6~V \leq V_b \leq 2.0~V$	16 MHz < fмcк ≤ 20 MHz	64/fмск		ns	
			8 MHz < fмск ≤ 16 MHz	52/fмск		ns	
			4 MHz < fмcк ≤ 8 MHz	32/fмск		ns	
			fmck ≤ 4 MHz	20/fмск		ns	
SCKp high-/low-level	tkH2, tkL2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.0$	$7~V \leq V_b \leq 4.0~V$	tkcy2/2 - 24		ns	
width		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.0 \text{ V}$	$3~V \leq V_b \leq 2.7~V$	tkcy2/2 - 36		ns	
		$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, 1.0 $	$6~V \leq V_b \leq 2.0~V$	tkcy2/2 - 100		ns	
SIp setup time	tsik2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.00 \le 5.5 \text{ V}$	$7 \text{ V} \leq V_{DD} \leq 4.0 \text{ V}$	1/fmck + 40		ns	
(to SCKp↑) Note 2		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.0 \text{ V}$	$3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}$	1/fmck + 40		ns	
		$2.4~V \le V_{DD} < 3.3~V,~1.6~V \le V_{DD} \le 2.0~V$		1/fmck + 60		ns	
SIp hold time (from SCKp↑) Note 3	tksi2			1/fmck + 62		ns	
Delay time from SCKp↓ to	tkso2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.$	$7 \text{ V} \leq V_b \leq 4.0 \text{ V},$		2/fмск +	ns	
SOp output Note 4		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}$	Ω		240		
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.0 \text{ V}$	$3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$		2/fмск +	ns	
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}$	Ω		428		
		2.4 V ≤ V _{DD} < 3.3 V, 1.	$6 \text{ V} \leq \overline{\text{V}_b \leq 2.0 \text{ V}},$		2/fмск +	ns	
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			1146		

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow^{n}$ when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp1" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed main) Mode		
			MIN.	MAX.		
SCLr clock frequency	fscL	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$		100 ^{Note1}	kHz	
				100 ^{Note1}	kHz	
		$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$		100 ^{Note1}	kHz	
Hold time when SCLr = "L"	tLOW	$\begin{aligned} &C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \\ &4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ &C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{aligned}$	4600		ns	
		$ 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega $	4600		ns	
		$ \label{eq:continuous} $	4650		ns	
Hold time when SCLr = "H"	tніgн	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$	2700		ns	
		$ 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega $	2400		ns	
			1830		ns	
Data setup time (reception)	tsu:dat	$ 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, $ $ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega $	1/fмск + 760 Note3		ns	
			1/f _{MCK} + 760 Note3		ns	
		$2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,$ $C_b = 100~pF,~R_b = 5.5~k\Omega$	1/f _{MCK} + 570 Note3		ns	
Data hold time (transmission)	thd:dat	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$	0	1420	ns	
			0	1420	ns	
		$\label{eq:continuous} $2.4 \ V \le V_{DD} < 3.3 \ V, \ 1.6 \ V \le V_{b} \le 2.0 \ V,$$$$$$$$C_{b} = 100 \ pF, \ R_{b} = 5.5 \ k\Omega$$$	0	1215	ns	

Notes 1. The value must also be equal to or less than fmck/4.

2. Set tsu:DAT so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".


Cautions 1. Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

2. IIC01 and IIC11 cannot communicate at different potential.


(Remarks are listed on the next page.)



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** Rb $[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, Cb [F]: Communication line (SDAr, SCLr) load capacitance, Vb [V]: Communication line voltage
 - **2.** r: IIC Number (r = 00, 20)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number (m = 0,1), n: Channel number (n = 0)

RL78/G12 Data Sheet

			Description
Rev.	Date	Page	Summary
1.00	Dec 10, 2012	-	First Edition issued
2.00	Sep 06, 2013	1	Modification of 1.1 Features
		3	Modification of 1.2 List of Part Numbers
		4	Modification of Table 1-1. List of Ordering Part Numbers, Note, and Caution
		7 to 9	Modification of package name in 1.4.1 to 1.4.3
		14	Modification of tables in 1.7 Outline of Functions
		17	Modification of description of table in 2.1 Absolute Maximum Ratings (TA = 25°C)
		18	Modification of table, Note, and Caution in 2.2.1 X1 oscillator characteristics
		18	Modification of table in 2.2.2 On-chip oscillator characteristics
		19	Modification of Note 3 in 2.3.1 Pin characteristics (1/4)
		20	Modification of Note 3 in 2.3.1 Pin characteristics (2/4)
		23	Modification of Notes 1 and 2 in (1) 20-, 24-pin products (1/2)
		24	Modification of Notes 1 and 3 in (1) 20-, 24-pin products (2/2)
		25	Modification of Notes 1 and 2 in (2) 30-pin products (1/2)
		26	Modification of Notes 1 and 3 in (2) 30-pin products (2/2)
		27	Modification of (3) Peripheral functions (Common to all products)
		28	Modification of table in 2.4 AC Characteristics
		29	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		30	Modification of figures of AC Timing Test Point and External Main System Clock Timing
		31	Modification of figure of AC Timing Test Point
		31	Modification of description and Note 2 in (1) During communication at same potential
		01	(UART mode)
		32	Modification of description in (2) During communication at same potential (CSI mode)
			Modification of description in (3) During communication at same potential (CSI mode)
		33	
		34	Modification of description in (4) During communication at same potential (CSI mode)
		36	Modification of table and Note 2 in (5) During communication at same potential
			(simplified I ² C mode)
		38, 39	Modification of table and Notes 1 to 9 in (6) Communication at different potential
			(1.8 V, 2.5 V, 3 V) (UART mode)
		40	Modification of Remarks 1 to 3 in (6) Communication at different potential (1.8 V,
			2.5 V, 3 V) (UART mode)
		41	Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode)
		42	Modification of Caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode)
		43	Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI
			mode) (1/3)
		44	Modification of table and Notes 1 and 2 in (8) Communication at different potential (1.8
			V, 2.5 V, 3 V) (CSI mode) (2/3)
		45	Modification of table, Note 1, and Caution 1 in (8) Communication at different potential
			(1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)
		47	Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI
			mode)
		50	Modification of table, Note 1, and Caution 1 in (10) Communication at different potential
			(1.8 V, 2.5 V, 3 V) (simplified I ² C mode)
		52	Modification of Remark in 2.5.2 Serial interface IICA
		53	Addition of table to 2.6.1 A/D converter characteristics
		53	Modification of description in 2.6.1 (1)
		54	Modification of Notes 3 to 5 in 2.6.1 (1)
		54	Modification of description and Notes 2 to 4 in 2.6.1 (2)
		J 4	

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- nt may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited ntury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

t 1601-1611, 16/F., Tower 2, Grand Cen : +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2016 Renesas Electronics Corporation. All rights reserved.