

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WFQFN Exposed Pad
Supplier Device Package	32-HWQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10jbcgna-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# (Ta = -40 to +85°C, 2.4 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = 0 V)

Items	Symbol	Condition	ons		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ілін1	P00, P01, P14 to P17, P20 to P27, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P75, P120, P137, P140, RESET	$V_I = V_{DD}$				1	μΑ
	ILIH2	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V <sub>I</sub> = V <sub>DD</sub>	In input port or external clock input			1	μΑ
				In resonator connection			10	μΑ
Input leakage current, low	11.11.1	P00, P01, P14 to P17, P20 to P27, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P75, P120, P137, P140, RESET	VI = VSS				-1	μΑ
	ILIL2	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vı = Vss	In input port or external clock input			-1	μА
				In resonator connection			-10	μΑ
On-chip pll-up resistance	Ru	P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75, P120, P140	Vı = Vss, Ir	n input port	10	20	100	kΩ


**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

# (TA = -40 to +85°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V) (2/2)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USB operating current	lusbh Note 11	<ul> <li>During USB communication operation under the following settings and conditions (V<sub>DD</sub> = 5.0 V, T<sub>A</sub> = +25°C):</li> <li>The internal power supply for the USB is used.</li> <li>X1 oscillation frequency (f<sub>X</sub>) = 12 MHz, PLL oscillation frequency (f<sub>PLL</sub>) = 48 MHz</li> <li>The host controller (via two ports) is set to operate in full-speed mode with four pipes (end points) used simultaneously. (PIPE4: Bulk OUT transfer (64 bytes), PIPE5: Bulk IN transfer (64 bytes), PIPE6: Interrupt OUT transfer, PIPE7: Interrupt IN transfer).</li> <li>The USB ports (two ports) are individually connected to a peripheral function via a 0.5 m USB cable.</li> </ul>		9.0		mA
	IUSBF Note 11	During USB communication operation under the following settings and conditions (V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = +25°C):  • The internal power supply for the USB is used.  • X1 oscillation frequency (f <sub>X</sub> ) = 12 MHz, PLL oscillation frequency (f <sub>PLL</sub> ) = 48 MHz  • The function controller is set to operate in full-speed mode with four pipes (end points) used simultaneously. (PIPE4: Bulk OUT transfer (64 bytes), PIPE5: Bulk IN transfer (64 bytes), PIPE6: Interrupt OUT transfer, PIPE7: Interrupt IN transfer).  • The USB port (one port) is connected to the host device via a 0.5 m USB cable.		2.5		mA
	Isusp Note 12	<ul> <li>During suspended state under the following settings and conditions (VDD = 5.0 V, TA = +25°C):</li> <li>The function controller is set to full-speed mode (the UDP0 pin is pulled up).</li> <li>The internal power supply for the USB is used.</li> <li>The system is set to STOP mode (When the high-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. When the watchdog timer is stopped.).</li> <li>The USB port (one port) is connected to the host device via a 0.5 m USB cable.</li> </ul>		240		μΑ

(Notes and Remarks are listed on the next page.)


## Minimum Instruction Execution Time during Main System Clock Operation



## **AC Timing Test Points**



## **External System Clock Timing**



# (3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$2.7~V \leq V_{DD} \leq 5.5~V$	167			ns
			$2.4~V \leq V_{DD} \leq 5.5~V$	250			ns
SCKp high-/low-level width	<b>t</b> кн1,	4.0 V ≤ V <sub>DD</sub> ≤	5.5 V	tkcy1/2 - 12			ns
	<b>t</b> KL1	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		tkcy1/2 - 18			ns
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		tkcy1/2 - 38			ns
SIp setup time (to SCKp↑) Note 1	tsıĸı	4.0 V ≤ V <sub>DD</sub> ≤	5.5 V	44			ns
		$2.7~V \leq V_{DD} \leq$	5.5 V	44			ns
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		75			ns
SIp hold time (from SCKp↑) Note 2	<b>t</b> ksi1			19			ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 30 pF <sup>Note</sup>	4			25	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 0, 3, 5, 7)
  - 2. fmck: Serial array unit operation clock frequency

    (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

    n: Channel number (mn = 00, 01))

# (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
SCKp cycle time Note 5	tkcy2	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	20 MHz < f <sub>MCK</sub>	8/fмск			ns
			fмcк ≤ 20 MHz	6/fмск			ns
		$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	16 MHz < fмск	8/fмск			ns
			fмcк ≤ 16 MHz	6/fмск			ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		6/fмск and 500			ns
SCKp high-/low-level width	t <sub>KH2</sub> ,	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V		tkcy2/2 - 7			ns
tkl2	<b>t</b> KL2	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$		tkcy2/2 - 8			ns
		$2.4~V \leq V_{DD} \leq 5.5~V$		tксу2/2 – 18			ns
SIp setup time	tsik2	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$		1/fмск+20			ns
(to SCKp↑) Note 1		$2.4~V \leq V_{DD} \leq 5.5~V$		1/fмск+30			ns
SIp hold time	tks12	$2.7~V \leq V_{DD} \leq 5.5~V$		1/fмск+31			ns
(from SCKp↑) Note 2		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		1/fмск+31			ns
Delay time from SCKp↓ to	tkso2	C = 30 pF Note 4	$2.7~V \leq V_{DD} \leq 5.5~V$			2/f <sub>MCK</sub> +44	ns
SOp output Note 3			$2.4~V \leq V_{DD} \leq 5.5~V$			2/fмск+75	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SOp output lines.
  - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM number (g = 0, 3, 5, 7)
  - 2. fmck: Serial array unit operation clock frequency


    (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

    n: Channel number (mn = 00, 01))


## CSI mode connection diagram (during communication at same potential)



# CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remarks 1.** p: CSI number (p = 00, 01)

2. m: Unit number, n: Channel number (mn = 00, 01)

# (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	tксү1 ≥ <b>2/f</b> cLk	$ \begin{aligned} &4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{aligned} $	200			ns
			$ \begin{aligned} 2.7 & \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	300			ns
SCKp high-level width	<b>t</b> кн1	4.0 V ≤ V <sub>DD</sub> ≤	$5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$	tkcy1/2 - 50			ns
		C <sub>b</sub> = 20 pF, R	<sub>b</sub> = 1.4 kΩ				
		2.7 V ≤ V <sub>DD</sub> <	$4.0 \text{ V}, 2.3 \text{ V} \le V_b \le 2.7 \text{ V},$	tkcy1/2 -			ns
		C <sub>b</sub> = 20 pF, R	b = 2.7 kΩ	120			
SCKp low-level width	<b>t</b> KL1	$4.0 \text{ V} \leq \text{V}_{DD} \leq$	$5.5 \text{ V}, 2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V},$	tkcy1/2 - 7			ns
		C <sub>b</sub> = 20 pF, R	b = 1.4 kΩ				
		2.7 V ≤ V <sub>DD</sub> <	$4.0 \text{ V}, 2.3 \text{ V} \le V_b \le 2.7 \text{ V},$	tkcy1/2 - 10			ns
		C <sub>b</sub> = 20 pF, R	$_{\rm b}$ = 2.7 k $\Omega$				
SIp setup time	tsıĸ1	4.0 V ≤ V <sub>DD</sub> ≤	$5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	58			ns
(to SCKp↑) Note 1		C <sub>b</sub> = 20 pF, R	<sub>b</sub> = 1.4 kΩ				
		2.7 V ≤ V <sub>DD</sub> <	$4.0 \ V, \ 2.3 \ V \le V_b \le 2.7 \ V,$	121			ns
		C <sub>b</sub> = 20 pF, R	$_{\rm b}$ = 2.7 k $\Omega$				
SIp hold time (from SCKp↑) Note 1	<b>t</b> KSI1	4.0 V ≤ V <sub>DD</sub> ≤	$5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	10			ns
		C <sub>b</sub> = 20 pF, R	<sub>b</sub> = 1.4 kΩ				
		2.7 V ≤ V <sub>DD</sub> <	4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,	10			ns
		C <sub>b</sub> = 20 pF, R	$_{\rm b}$ = 2.7 k $\Omega$				
Delay time from SCKp↓ to	<b>t</b> KSO1	4.0 V ≤ V <sub>DD</sub> ≤	$5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$			60	ns
SOp output Note 1		C <sub>b</sub> = 20 pF, R	<sub>b</sub> = 1.4 kΩ				
		2.7 V ≤ V <sub>DD</sub> <	4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,			130	ns
		C <sub>b</sub> = 20 pF, R	$_{\rm b}$ = 2.7 k $\Omega$				
SIp setup time	tsık1	4.0 V ≤ V <sub>DD</sub> ≤	5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,	23			ns
(to SCKp↓) Note 2		C <sub>b</sub> = 20 pF, R	<sub>b</sub> = 1.4 kΩ				
		2.7 V ≤ V <sub>DD</sub> <	4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,	33			ns
		C <sub>b</sub> = 20 pF, R	$_{b}$ = 2.7 k $\Omega$				
SIp hold time	t <sub>KSI1</sub>	4.0 V ≤ V <sub>DD</sub> ≤	5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,	10			ns
(from SCKp↓) Note 2		C <sub>b</sub> = 20 pF, R	<sub>b</sub> = 1.4 kΩ				
		2.7 V ≤ V <sub>DD</sub> <	4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,	10			ns
		C <sub>b</sub> = 20 pF, R	$_{\rm b}$ = 2.7 k $\Omega$				
Delay time from SCKp↑ to	tkso1	4.0 V ≤ V <sub>DD</sub> ≤	5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,			10	ns
SOp output Note 2		C <sub>b</sub> = 20 pF, R	<sub>b</sub> = 1.4 kΩ				
		2.7 V ≤ V <sub>DD</sub> <	4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,			10	ns
		C <sub>b</sub> = 20 pF, R	<sub>b</sub> = 2.7 kΩ				

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

(Caution and Remark are listed on the next page.)

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
  - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3 Use it with  $V_{DD} \ge V_b$ .

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


CSI mode connection diagram (during communication at different potential)



- **Remarks 1.**  $R_b[\Omega]$ :Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  - 2. p: CSI number (p = 00), m: Unit number, n: Channel number (mn = 00), g: PIM and POM number (g = 0, 3, 5, 7)
  - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00))
  - **4.** CSI01 cannot communicate at different potential. Use other CSI for communication at different potential.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

### CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R<sub>b</sub>[ $\Omega$ ]:Communication line (SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. p: CSI number (p = 00), m: Unit number, n: Channel number (mn = 00), g: PIM and POM number (g = 0, 3, 5, 7)
  - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
  - **4.** CSI01 cannot communicate at different potential. Use other CSI for communication at different potential.

# (3) I<sup>2</sup>C fast mode plus

# (T<sub>A</sub> = -40 to +85°C, 2.4 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = 0 V)

Parameter	Symbol	Condit	ions	HS (high-spee	ed main) Mode	Unit
				MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus:	$2.7~V \leq V_{DD} \leq 5.5~V$	0	1000	kHz
		fclk≥ 10 MHz				
Setup time of restart condition	tsu:sta	$2.7~V \leq V_{DD} \leq 5.5~V$		0.26		μs
Hold time <sup>Note 1</sup>	thd:STA	$2.7~V \leq V_{DD} \leq 5.5~V$	0.26		μs	
Hold time when SCLA0 = "L"	tLow	$2.7~V \leq V_{DD} \leq 5.5~V$		0.5		μs
Hold time when SCLA0 = "H"	<b>t</b> HIGH	$2.7~V \leq V_{DD} \leq 5.5~V$		0.26		μs
Data setup time (reception)	tsu:dat	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$		50		ns
Data hold time (transmission) <sup>Note 2</sup>	thd:dat	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		0	0.45	μs
Setup time of stop condition	tsu:sto	$2.7~V \leq V_{DD} \leq 5.5~V$		0.26		μs
Bus-free time	<b>t</b> BUF	$2.7~V \leq V_{DD} \leq 5.5~V$		0.5		μs


Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 1 (PIOR1) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus:  $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 



## (3) BC option standard (Host)

 $(T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}, \ 4.75 \text{ V} \leq \text{UV}_{\text{BUS}} \leq 5.25 \text{ V}, \ 3.0 \text{ V} \leq \text{UV}_{\text{DD}} \leq 3.6 \text{ V}, \ 2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \ \text{Vss} = 0 \text{ V})$ 

Day	amotor		Symbol	Conditions	MINI	TVD	MAY	Linit
	ameter	105-	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
UDPi output voltage	VDSELi [3:0]	1000	V <sub>P20</sub>		38	40	42	% UV <sub>BUS</sub>
(UV <sub>BUS</sub> divider		1001	V <sub>P27</sub>		51.6	53.6	55.6	% UV <sub>BUS</sub>
ratio)	, ,	1010	V <sub>P20</sub>		38	40	42	% UV <sub>BUS</sub>
∙VDOUEi = 1		1100	<b>V</b> P33		60	66	72	% UV <sub>BUS</sub>
UDMi output	VDSELi	1000	V <sub>M20</sub>		38	40	42	% UV <sub>BUS</sub>
voltage	[3:0]	1001	V <sub>M20</sub>		38	40	42	% UV <sub>BUS</sub>
(UV <sub>BUS</sub> divider ratio)	(i = 0, 1)	1010	V <sub>M27</sub>		51.6	53.6	55.6	% UV <sub>BUS</sub>
•VDOUEi = 1		1100	Vмзз		60	66	72	% UV <sub>BUS</sub>
UDPi	VDSELi	1000	VHDETP_UP0	The rise of pin voltage detection voltage	56.2			% UV <sub>BUS</sub>
comparing voltage Note 1	[3:0]		VHDETP_DWN0	The fall of pin voltage detection voltage			29.4	% UV <sub>BUS</sub>
voltage (UV <sub>BUS</sub> divider	(i = 0, 1)	1001	VHDETP_UP1	The rise of pin voltage detection voltage	60.5			% UV <sub>BUS</sub>
ratio)			VHDETP_DWN1	The fall of pin voltage detection voltage			45.0	% UV <sub>BUS</sub>
•VDOUEi = 1		1010	VHDETP_UP2	The rise of pin voltage detection voltage	56.2			% UV <sub>BUS</sub>
• CUSDETEi = 1			VHDETP_DWN2	The fall of pin voltage detection voltage			29.4	% UV <sub>BUS</sub>
UDMi	VDSELi	1000	VHDETM_UP0	The rise of pin voltage detection voltage	56.2			% UV <sub>BUS</sub>
comparing voltage Note 1	[3:0]		VHDETM_DWN0	The fall of pin voltage detection voltage			29.4	% UV <sub>BUS</sub>
voltage (UV <sub>BUS</sub> divider	(i = 0, 1)	1001	VHDETM_UP1	The rise of pin voltage detection voltage	56.2			% UV <sub>BUS</sub>
ratio)			VHDETM_DWN1	The fall of pin voltage detection voltage			29.4	% UV <sub>BUS</sub>
•VDOUEi = 1		1010	VHDETM_UP2	The rise of pin voltage detection voltage	60.5			% UV <sub>BUS</sub>
• CUSDETEi = 1			VHDETM_DWN2	The fall of pin voltage detection voltage			45.0	% UV <sub>BUS</sub>
UDPi pull-up de	etection	1000	RHDET_PULL	In full-speed mode, the power supply			1.575	kΩ
		1001		voltage range of pull-up resistors				
Connect detection the full speed f		1010		connected to the USB function module is between 3.0 V and 3.6 V.				
(pull-up resisto				module is between 5.5 v and 5.5 v.				
UDMi pull-up d	etection	1000	RHDET_PULL	In low-speed mode, the power supply			1.575	kΩ
Note 2		1001		voltage range of pull-up resistors				
Connect detect		1010		connected to the USB function				
the low-speed resistor)	(puii-up			module is between 3.0 V and 3.6 V.				
UDMi sink curr		1000	HDET_SINK		25			μΑ
detection Note 2	2	1001	_					'
Connect detec		1010						
the BC1.2 port								
device (sink re	รเรเบเ)							

- **Notes 1.** If the voltage output from UDPi or UDMi (i = 0, 1) exceeds the range of the MAX and MIN values prescribed in this specification, DPCUSDETi (bit 8) and DMCUSDETi (bit 9) of the USBBCOPTi register are set to 1.
  - 2. If the pull-up resistance or sink current prescribed in this specification is applied to UDPi or UDMi (i = 0, 1), DPCUSDETi (bit 8) and DMCUSDETi (bit 9) of the USBBCOPTi register are set to 1.

**Remark** i = 0, 1

## 2.6.4 LVD circuit characteristics

# LVD Detection Voltage of Reset Mode and Interrupt Mode

(Ta = -40 to +85°C,  $V_{PDR} \le V_{DD} \le 5.5 \text{ V}$ ,  $V_{SS}$  = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	V <sub>LVD0</sub>	Power supply rise time	3.98	4.06	4.14	٧
voltage			Power supply fall time	3.90	3.98	4.06	٧
		V <sub>LVD1</sub>	Power supply rise time	3.68	3.75	3.82	٧
			Power supply fall time	3.60	3.67	3.74	V
		V <sub>LVD2</sub>	Power supply rise time	3.07	3.13	3.19	٧
			Power supply fall time	3.00	3.06	3.12	>
		V <sub>LVD3</sub>	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	٧
		V <sub>LVD4</sub>	Power supply rise time	2.86	2.92	2.97	>
			Power supply fall time	2.80	2.86	2.91	>
		V <sub>LVD5</sub>	Power supply rise time	2.76	2.81	2.87	٧
			Power supply fall time	2.70	2.75	2.81	>
		V <sub>LVD6</sub>	Power supply rise time	2.66	2.71	2.76	>
			Power supply fall time	2.60	2.65	2.70	>
		V <sub>LVD7</sub>	Power supply rise time	2.56	2.61	2.66	٧
			Power supply fall time	2.50	2.55	2.60	٧
		V <sub>LVD8</sub>	Power supply rise time	2.45	2.50	2.55	٧
			Power supply fall time	2.40	2.45	2.50	٧
Minimum pu	ulse width	tLW		300			μs
Detection d	elay time	<b>t</b> LD				300	μs

# 3. ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)

This chapter describes the electrical specifications for the products "G: Industrial applications ( $T_A = -40$  to  $+105^{\circ}$ C)".

The target products

G: Industrial applications ;  $T_A = -40 \text{ to } +105^{\circ}\text{C}$ 

R5F10JBCGNA, R5F10JBCGFP, R5F10JGCGNA, R5F10JGCGFB, R5F10KBCGNA, R5F10KBCGFP, R5F10KGCGNA, R5F10KGCGFB

- Cautions 1. The RL78 microcontrollers has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. The pins mounted depend on the product.
  - 3. Please contact Renesas Electronics sales office for derating of operation under  $T_A = +85^{\circ}C$  to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.

There are following differences between the products "G: Industrial applications ( $T_A = -40$  to  $+105^{\circ}C$ )" and the products "A: Consumer applications".

Parameter	Appl	ication
	A: Consumer applications	G: Industrial applications
Operating ambient temperature	T <sub>A</sub> = -40 to +85°C	T <sub>A</sub> = -40 to +105°C
High-speed on-chip oscillator clock accuracy	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ $\pm 1.0\%$ T <sub>A</sub> = -20 to +85°C $\pm 1.5\%$ T <sub>A</sub> = -40 to -20°C	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ $\pm 2.0\%$ T <sub>A</sub> = +85 to +105°C $\pm 1.0\%$ T <sub>A</sub> = -20 to +85°C $\pm 1.5\%$ T <sub>A</sub> = -40 to -20°C
Serial array unit	UART CSI: fclk/2 (supporting 16 Mbps), fclk/4 Simplified I <sup>2</sup> C communication	UART CSI: fclk/4 Simplified I <sup>2</sup> C communication
IICA	Normal mode Fast mode Fast mode plus	Normal mode Fast mode

**Remark** The electrical characteristics of the products G: Industrial applications ( $T_A = -40 \text{ to } +105^{\circ}\text{C}$ ) are different from those of the products "A: Consumer applications". For details, refer to **3.1** to **3.10**.

#### 3.2 Oscillator Characteristics

### 3.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) <sup>Note</sup>	Ceramic resonator/	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	1.0		20.0	MHz
	crystal resonator	2.4 V ≤ V <sub>DD</sub> < 2.7 V	1.0		16.0	MHz
XT1 clock oscillation frequency (fxr) <sup>Note</sup>	Crystal resonator		32	32.768	35	kHz

**Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

# 3.2.2 On-chip oscillator characteristics

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fносо		1		48	MHz
High-speed on-chip oscillator clock frequency accuracy		−20 to +85 °C	-1.0		+1.0	%
		–40 to −20 °C	-1.5		+1.5	%
		+85 to +105 °C	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟			15		kHz
Low-speed on-chip oscillator clock frequency accuracy			-15		+15	%

**Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

**2.** This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

# 3.2.3 PLL oscillator characteristics

# (Ta = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
PLL input frequency Note	fellin	High-speed system clock	6.00		16.00	MHz
PLL output frequency Note	f <sub>PLL</sub>			48.00		MHz
Lock up time		From PLL output enable to stabilization of the output frequency	40.00			μs
Interval time		From PLL stop to PLL re-operation setteing Wait time	4.00			μs
Setting wait time		From after PLL input clock stabilization and PLL setting is fixed to start setting Wait time required	1.00			μs

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	lo <sub>L1</sub>	Per pin for P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75, P120, P130, P140	2.4V ≤ V <sub>DD</sub> ≤ 5.5 V			8.5 Note 2	mA
		Per pin for P60 to P63	$2.4 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			15.0 Note 2	mA
		Total of P00, P01, P40, P41, P120,	0 P140		40.0	mA	
	P130, P140	$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			15.0 9.0	mA	
		(When duty ≤ 70% Note 3)	2.4 V ≤ V <sub>DD</sub> < 2.7 V			9.0	mA
		Total of P14 to P17, P30, P31, P50,	$4.0~V \leq V_{DD} \leq 5.5~V$			mA	
			2.7 V ≤ V <sub>DD</sub> < 4.0 V			35.0	mA
		(When duty ≤ 70% Note 3)	2.4 V ≤ V <sub>DD</sub> < 2.7 V			20.0	mA
	Total of all pins (When duty ≤ 70% Note 3)	$2.4 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			80.0	mA	
	lo <sub>L2</sub>	Per pin for P20 to P27	$2.4 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )	$2.4 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			5.0	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.
  - 2. However, do not exceed the total current value.
  - 3. Specification under conditions where the duty factor ≤ 70%.
    The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty ratio to n%).
    - Total output current of pins = (IoL × 0.7)/(n × 0.01)
    - <Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

# (Ta = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD2</sub>	HALT	HS	fHOCO = 48 MHz	V <sub>DD</sub> = 5.0 V		0.67	2.25	mA
current Note 1	Note 2	mode		f <sub>IH</sub> = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.67	2.25	mA
Note 1			main) mode	fHOCO = 24 MHz Note 7	V <sub>DD</sub> = 5.0 V		0.50	1.55	mA
				f <sub>IH</sub> = 12 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.50	1.55	mA
				fHOCO = 12 MHz Note 7	V <sub>DD</sub> = 5.0 V		0.41	1.21	mA
				f <sub>IH</sub> = 6 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.41	1.21	mA
				fHOCO = 6 MHz <sup>Note 7</sup>	V <sub>DD</sub> = 5.0 V		0.37	1.05	mA
				f <sub>IH</sub> = 3 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.37	1.05	mA
			HS	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.90	mA
			(High-speed		Resonator connection		0.45	2.00	mA
			main) mode	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.90	mA
				$V_{DD} = 3.0 \text{ V}$	Resonator connection		0.45	2.00	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA
				$V_{DD} = 5.0 V$	Resonator connection		0.26	1.10	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA
				$V_{DD}$ = 3.0 $V$	Resonator connection		0.26	1.10	mA
			HS	f <sub>PLL</sub> = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.91	2.74	mA
			f <sub>CLK</sub> = 24 MHz Note 3	V <sub>DD</sub> = 3.0 V		0.91	2.74	mA	
			main) mode (PLL	f <sub>PLL</sub> = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.85	2.31	mA
		operation)	f <sub>CLK</sub> = 12 MHz Note 3	V <sub>DD</sub> = 3.0 V		0.85	2.31	mA	
				f <sub>PLL</sub> = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.82	2.07	mA
				f <sub>CLK</sub> = 6 MHz Note 3	V <sub>DD</sub> = 3.0 V		0.82	2.07	mA
			Subsystem	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.25	0.57	μΑ
			clock	T <sub>A</sub> = -40°C	Resonator connection		0.44	0.76	μΑ
			operation	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.30	0.57	μΑ
				T <sub>A</sub> = +25°C	Resonator connection		0.49	0.76	μΑ
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.33	1.17	μΑ
				T <sub>A</sub> = +50°C	Resonator connection		0.63	1.36	μΑ
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.46	1.97	μΑ
				T <sub>A</sub> = +70°C	Resonator connection		0.76	2.16	μΑ
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.97	3.37	μΑ
				T <sub>A</sub> = +85°C	Resonator connection		1.16	3.56	μΑ
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		3.01	15.37	μΑ
				T <sub>A</sub> = +105°C	Resonator connection		3.20	15.56	μΑ
	IDD3 <sup>Note 6</sup>	STOP	T <sub>A</sub> = -40°C				0.18	0.50	μΑ
		mode Note 8	T <sub>A</sub> = +25°C				0.23	0.50	μΑ
			T <sub>A</sub> = +50°C	T <sub>A</sub> = +50°C			0.26	1.10	μΑ
			T <sub>A</sub> = +70°C				0.29	1.90	μΑ
			T <sub>A</sub> = +85°C				0.90	3.30	μΑ
			T <sub>A</sub> = +105°C				2.94	15.30	μΑ

(Notes and Remarks are listed on the next page.)

(3) Reference voltage (+) = V<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), Reference voltage (-) = V<sub>SS</sub> (ADREFM = 0), target ANI pin : ANI0 to ANI7, ANI16, ANI17, ANI19, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{DD}, \text{Reference voltage (-)} = \text{Vss})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Notes 1, 2</sup>	AINL	10-bit resolution	2.4 V ≤ VDD ≤ 5.5 V		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution	$3.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	2.125		39	μs
		Target ANI pin :	$2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	3.1875		39	μs
		ANI0 to ANI7, ANI16, ANI17, ANI19	$2.4~\text{V} \leq \text{VDD} \leq 5.5~\text{V}$	17		39	μs
		10-bit resolution	$3.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	2.375		39	μs
		Target ANI pin : Internal	$2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	3.5625		39 39 39 39 39 39 ±0.60 ±0.60 ±4.0 ±2.0	μs
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	2.4 V ≤ VDD ≤ 5.5 V	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	EZS	10-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±0.60	%FSR
Full-scale error Notes 1, 2	EFS	10-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±4.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±2.0	LSB
Analog input voltage	Vain	ANI0 to ANI7, ANI16, ANI	17, ANI19	0		V <sub>DD</sub>	V
		Internal reference voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (I mode)	nigh-speed main)	V <sub>BGR</sub> Note 3		V	
		Temperature sensor output (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (I mode)	· ·	\	/ <sub>TMPS25</sub> Note	V	

Notes 1. Excludes quantization error (±1/2 LSB).


- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

#### <R> 3.7 RAM Data Retention Characteristics

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 <sup>Note</sup>		5.5	٧

**Note** The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



## 3.8 Flash Memory Programming Characteristics

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
	CPU/peripheral hardware clock frequency	fclk	2.4 V ≤ VDD ≤ 5.5 V	1		24	MHz
<r></r>	Number of code flash rewrites	Cerwr	Retaining years: 20 years  T <sub>A</sub> = +85°C Note 4	1,000			Times
<r></r>	Number of data flash rewrites Notes 1, 2, 3		Retaining years: 1 year  T <sub>A</sub> = +25°C Note 4		1,000,000		
<r></r>			Retaining years: 5 years  T <sub>A</sub> = +85°C Note 4	100,000			
<r></r>			Retaining years: 20 years  T <sub>A</sub> = +85°C Note 4	10,000			

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
  - 2. When using flash memory programmer and Renesas Electronics self programming library.
  - **3.** These specifications show the characteristics of the flash memory and the results obtained from Renesas Electronics reliability testing.
  - **4.** This temperature is the average value at which data are retained.

### 3.9 Dedicated Flash Memory Programmer Communication (UART)

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

<R>

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### **SALES OFFICES**

## Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza. No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Treireads Electronics from Knotig Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyllux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B. Menara Amcorp, Amco

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2016 Renesas Electronics Corporation. All rights reserved.