



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 9x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10jgcafb-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/G1C 1. OUTLINE

ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/G1C			
			32-pin	48-pin		
32 KB	2 KB	5.5 KB Note	R5F10JBC, R5F10KBC	R5F10JGC, R5F10KGC		

**Note** This is about 4.5 KB when the self-programming function is used.

**Remark** The functions mounted depend on the product. See **1.6 Outline of Functions**.

#### 1.2 List of Part Numbers

Pin count	Package	USB Function	Fields of Application Note	Part Number
32 pins	32-pin plastic HWQFN	Host/Function controller	А	R5F10JBCANA#U0, R5F10JBCANA#W0
	(5 × 5 , 0.5 mm pitch)		G	R5F10JBCGNA#U0, R5F10JBCGNA#W0
		Function controller only	Α	R5F10KBCANA#U0, R5F10KBCANA#W0
			G	R5F10KBCGNA#U0, R5F10KBCGNA#W0
	32-pin plastic LQFP	Host/Function controller	Α	R5F10JBCAFP#V0, R5F10JBCAFP#X0
	(7 × 7 , 0.8 mm pitch)		G	R5F10JBCGFP#V0, R5F10JBCGFP#X0
		Function controller only	Α	R5F10KBCAFP#V0, R5F10KBCAFP#X0
			G	R5F10KBCGFP#V0, R5F10KBCGFP#X0
48 pins	48-pin plastic LFQFP	Host/Function controller	Α	R5F10JGCAFB#V0, R5F10JGCAFB#X0
	(7 × 7 , 0.5 mm pitch)		G	R5F10JGCGFB#V0, R5F10JGCGFB#X0
		Function controller only	Α	R5F10KGCAFB#V0, R5F10KGCAFB#X0s
			G	R5F10JGCANA#U0, R5F10JGCANA#W0
	48-pin plastic HWQFN	Host/Function controller	Α	R5F10JGCANA#U0, R5F10JGCANA#W0
	(7 × 7 , 0.5 mm pitch)		G	R5F10JGCGNA#U0, R5F10JGCGNA#W0
		Function controller only	Α	R5F10KGCANA#U0, R5F10KGCANA#W0
			G	R5F10KGCGNA#U0, R5F10KGCGNA#W0


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G1C.

Caution The part number above is valid as of when this manual was issued. For the latest part number, see the web page of the target product on the Renesas Electronics website.

RL78/G1C 1. OUTLINE

#### (2) USB function: Function controller only (R5F10KBC)

<R>



Note IC: Internal Connection Pin Leave open.

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

**2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 2. ELECTRICAL SPECIFICATIONS (A: T<sub>A</sub> = -40 to +85°C)

This chapter describes the electrical specifications for the products "A: Consumer applications ( $T_A = -40$  to  $+85^{\circ}$ C)".

The target products A: Consumer applications;  $T_A = -40$  to  $+85^{\circ}C$ 

R5F10JBCANA, R5F10JBCAFP, R5F10JGCANA, R5F10JGCAFB, R5F10KBCANA, R5F10KBCAFP, R5F10KGCANA, R5F10KGCAFB

G: Industrial applications ; when using  $T_A$  = -40 to +105°C specification products

at  $T_A = -40$  to  $+85^{\circ}$ C.

R5F10JBCGNA, R5F10JBCGFP, R5F10JGCGNA, R5F10JGCGFB, R5F10KBCGNA, R5F10KBCGFP, R5F10KGCGNA, R5F10KGCGFB

- Cautions 1. The RL78 microcontrollers has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. The pins mounted depend on the product.

## (Ta = -40 to +85°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Items	Symbol	Condition	ons		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Іпн1	P00, P01, P14 to P17, P20 to P27, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P75, P120, P137, P140, RESET	$V_1 = V_{DD}$				1	μΑ
	Ілн2	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD	In input port or external clock input			1	μΑ
				In resonator connection			10	μΑ
Input leakage current, low	ILIL1	P00, P01, P14 to P17, P20 to P27, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P75, P120, P137, P140, RESET	V <sub>I</sub> = V <sub>SS</sub>				-1	μΑ
	ILIL2	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vı = Vss	In input port or external clock input			-1	μΑ
				In resonator connection			-10	μΑ
On-chip pll-up resistance	Ru	P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75, P120, P140	Vı = Vss, lı	n input port	10	20	100	kΩ

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 2.3.2 Supply current characteristics

### (TA = -40 to +85°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit	
Supply	I <sub>DD1</sub>	Operating	HS	f <sub>HOCO</sub> = 48 MHz	Basic	V <sub>DD</sub> = 5.0 V		1.7		mA	
Current Note 1		mode	(High-speed main) mode	f <sub>IH</sub> = 24 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		1.7		mA	
			Note 6		Normal	V <sub>DD</sub> = 5.0 V		3.7	5.5	mA	
					operation	V <sub>DD</sub> = 3.0 V		3.7	5.5	mA	
				f <sub>HOCO</sub> = 24 MHz Note 5	Normal	V <sub>DD</sub> = 5.0 V		2.3	3.2	mA	
				f <sub>IH</sub> = 12 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.3	3.2	mA	
			fHOCO = 12 MHz Note 5	Normal	V <sub>DD</sub> = 5.0 V		1.6	2.0	mA		
				f <sub>IH</sub> = 6 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		1.6	2.0	mA	
				fHOCO = 6 MHz Note	Normal	V <sub>DD</sub> = 5.0 V		1.2	1.5	mA	
				f <sub>IH</sub> = 3 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		1.2	1.5	mA	
			HS (High-speed main) mode Note 6	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	4.6	mA	
				V <sub>DD</sub> = 5.0 V	operation	Resonator connection		3.2	4.8	mA	
				f <sub>MX</sub> = 20 MHz Note 2,	Normal	Square wave input		3.0	4.6	mA	
				$V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		3.2	4.8	mA	
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	2.7	mA	
				V <sub>DD</sub> = 5.0 V	operation	Resonator connection		1.9	2.7	mA	
				f <sub>MX</sub> = 10 MHz Note 2,	Normal	Square wave input		1.9	2.7	mA	
				V <sub>DD</sub> = 3.0 V	operation	Resonator connection		1.9	2.7	mA	
			HS (High-speed main) mode (PLL operation)	f <sub>PLL</sub> = 48 MHz,	Nomal	V <sub>DD</sub> = 5.0 V		4.0	5.9	mA	
				fclk = 24 MHz Note 2	operation	V <sub>DD</sub> = 3.0 V		4.0	5.9	mA	
					f <sub>PLL</sub> = 48 MHz,	Nomal	V <sub>DD</sub> = 5.0 V		2.6	3.6	mA
				fclk = 12 MHz Note 2	operation	V <sub>DD</sub> = 3.0 V		2.6	3.6	mA	
				f <sub>PLL</sub> = 48 MHz,	Normal	V <sub>DD</sub> = 5.0 V		1.9	2.4	mA	
				fclk = 6 MHz Note 2	operation	V <sub>DD</sub> = 3.0 V		1.9	2.4	mA	
			Subsystem	fsuB = 32.768 kHz	Normal	Resonator connection		4.1	4.9	μΑ	
			clock operation	Note 4 $T_A = -40^{\circ}C$	operation	Square wave input		4.2	5.0	μΑ	
				f <sub>SUB</sub> = 32.768 kHz Note 4	Normal	Square wave input		4.1	4.9	μΑ	
				T <sub>A</sub> = +25°C	operation	Resonator connection		4.2	5.0	μΑ	
				f <sub>SUB</sub> = 32.768 kHz	Normal	Square wave input		4.2	5.5	μΑ	
				Note 4 $T_A = +50^{\circ}C$	operation	Resonator connection		4.3	5.6	μΑ	
				f <sub>SUB</sub> = 32.768 kHz	Normal	Square wave input		4.2	6.3	μΑ	
				Note 4 $T_A = +70^{\circ}C$	operation	Resonator connection		4.3	6.4	μΑ	
				fsub = 32.768 kHz	Normal	Square wave input		4.8	7.7	μΑ	
				Note 4	operation	Resonator connection		4.9	7.8	μΑ	
				T <sub>A</sub> = +85°C						•	

(Notes and Remarks are listed on the next page.)

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 3. When high-speed system clock and subsystem clock are stopped.
  - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - **5.** When Operating frequency setting of option byte = 48 MHz. When fHOCO is divided by HOCODIV. When RDIV[1:0] = 00 (divided by 2: default).
  - **6.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$  to 24 MHz  $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$  to 16 MHz

- Remarks 1. fhoco: High-speed on-chip oscillator clock frequency (Max. 48 MHz)
  - **2.** f<sub>IH</sub>: Main system clock source frequency obtained by dividing the high-speed on-chip oscillator clock by 2, 4, or 8 (Max. 24 MHz)
  - **3.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 4. fpll: PLL oscillation frequency
  - 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 6. fclk: CPU/peripheral hardware clock frequency
  - 7. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C.

- Notes 1. Total current flowing into V<sub>DD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub> or V<sub>SS</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, USB 2.0 host/function module, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - **4.** When high-speed system clock and subsystem clock are stopped.
  - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - **7.** When Operating frequency setting of option byte = 48 MHz. When fHOCO is divided by HOCODIV. When RDIV[1:0] = 00 (divided by 2: default).
  - **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
  - **9.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below

HS (high-speed main) mode:  $2.7~V \le V_{DD} \le 5.5~V @ 1~MHz~to~24~MHz$   $2.4~V \le V_{DD} \le 5.5~V @ 1~MHz~to~16~MHz$ 


- Remarks 1. fhoco: High-speed on-chip oscillator clock frequency (Max. 48 MHz)
  - 2. f<sub>IH</sub>: Main system clock source frequency obtained by dividing the high-speed on-chip oscillator clock by 2, 4, or 8 (Max. 24 MHz)
  - **3.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 4. fpll: PLL oscillation frequency
  - **5.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 6. fclk: CPU/peripheral hardware clock frequency
  - 7. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C.

### (Ta = -40 to $+85^{\circ}$ C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V) (1/2)


Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	IFIL Note 1				0.20		μА
RTC operating current	RTC Notes 1, 2, 3						μА
12-bit interval timer operating current	I <sub>IT</sub> Notes 1, 2, 4				0.02		μΑ
Watchdog timer operating current	WDT Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μΑ
A/D converter	I <sub>ADC</sub> Notes 1,	When conversion	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
operating current	6	at maximum speed	Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	ADREF Note				75.0		μΑ
Temperature sensor operating current	ITMPS Note 1				75.0		μА
LVD operating current	I <sub>LVD</sub> Notes 1,				0.08		μΑ
Self-programming operating current	I <sub>FSP</sub> Notes 1,				2.00	12.20	mA
BGO operating current	I <sub>BGO</sub> Notes 1, 8				2.00	12.20	mA
SNOOZE operating	Isnoz Note 1	ADC operation	The mode is performed Note 10		0.50	1.06	mA
current			The A/D conversion operations are performed, Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		1.20	1.62	mA
		CSI operation	CSI operation				mA

(Notes and Remarks are listed on the next page.)


#### CSI mode connection diagram (during communication at same potential)



## CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remarks 1.** p: CSI number (p = 00, 01)

2. m: Unit number, n: Channel number (mn = 00, 01)

**Notes 6.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V  $\leq$  VDD < 3.3 V and 1.6 V  $\leq$  Vb  $\leq$  2.0 V


Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{1.5}{V_b})}\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

**UART** mode connection diagram (during communication at different potential)



## (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time Note 1	tkcy2	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$	20 MHz < f <sub>MCK</sub> ≤ 24 MHz	12/fмск			ns
		$2.7  V \le V_b \le 4.0  V$	8 MHz < fмcк ≤ 20 MHz	10/fмск			ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	8/fмск			ns
			fмcк ≤ 4 MHz	6/ƒмск			ns
		$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V},$	20 MHz < f <sub>MCK</sub> ≤ 24 MHz	16/fмск			ns
		$2.3  V \le V_b \le 2.7  V$	16 MHz < f <sub>MCK</sub> ≤ 20 MHz	14/fмск			ns
			8 MHz < f <sub>MCK</sub> ≤ 16 MHz	12/fмск			ns
			4 MHz < f <sub>MCK</sub> ≤8 MHz	8/fмск			ns
			fmck ≤4 MHz	6/fмск			ns
		$2.4 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V},$	20 MHz < f <sub>MCK</sub> ≤ 24 MHz	36/fмск			ns
		$1.6 \ V \! \leq \! V_b \! \leq \! 2.0 \ V^{\text{Note}}$	16 MHz < fмck ≤ 20 MHz	32/fмск			ns
		2	8 MHz < f <sub>MCK</sub> ≤ 16 MHz	26/fмск			ns
			4 MHz < f <sub>MCK</sub> ≤8 MHz	<b>16/f</b> мск			ns
			fmck ≤4 MHz	10/fмск			ns
SCKp high-/low-level width	t <sub>KH2</sub> ,	$4.0~V \le V_{DD} \le 5.5~V$	$V_{b} \leq V_{b} \leq 4.0 \text{ V}$	tkcy2/2 – 12			ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V	$V_{1}, 2.3 \text{ V} \le V_{b} \le 2.7 \text{ V}$	tkcy2/2 – 18			ns
		$2.4~V \leq V_{DD} \leq 3.3~V,~1.6~V \leq V_b \leq 2.0~V^{\text{Note 2}}$		tkcy2/2 – 50			ns
SIp setup time (to SCKp↑) Note 3	tsık2	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	$V_{1}, 2.7 \text{ V} \le V_{b} \le 4.0 \text{ V}$	1/fмск + 20			ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V	$V_{1}, 2.3 \text{ V} \le V_{b} \le 2.7 \text{ V}$	1/fмск + 20			ns
		2.4 V ≤ V <sub>DD</sub> < 3.3 V	$V_{1}, 1.6 \text{ V} \le V_{b} \le 2.0 \text{ V}^{\text{Note 2}}$	1/fмск + 30			ns
SIp hold time (from SCKp↑) Note 4	tksi2			1/fмcк + 31			ns
Delay time from SCKp↓ to	<b>t</b> KSO2	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	$V_{1}, 2.7 \text{ V} \le V_{b} \le 4.0 \text{ V},$			2/fмск +	ns
SOp output Note 5		C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.	4 kΩ			120	
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	$V_{1}, 2.3 \text{ V} \le V_{b} \le 2.7 \text{ V},$			2/f <sub>MCK</sub> +	ns
		$C_b = 30 \text{ pF}, R_b = 2.$	7 kΩ			214	
		2.4 V ≤ V <sub>DD</sub> < 3.3 V	$V$ , 1.6 $V \le V_b \le 2.0 \ V^{\text{Note 2}}$ ,			2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 5.$	5 kΩ			573	


Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

- 2. Use it with  $V_{DD} \ge V_b$ .
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **5.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


(Caution and Remarks are listed on the next page.)



# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remarks 1.** p: CSI number (p = 00), m: Unit number, n: Channel number (mn = 00), g: PIM and POM number (g = 0, 3, 5, 7)

**2.** CSI01 cannot communicate at different potential. Use other CSI for communication at different potential.

### 2.6.2 Temperature sensor/internal reference voltage characteristics

(TA = -40 to  $+85^{\circ}$ C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V <sub>TMPS25</sub>	Setting ADS register = 80H, T <sub>A</sub> = +25°C		1.05		V
Internal reference voltage	V <sub>BGR</sub>	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

#### 2.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time		1.51	1.55	V
	V <sub>PDR</sub>	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width Note	T <sub>PW</sub>		300			μs

Note Minimum time required for a POR reset when  $V_{DD}$  exceeds below  $V_{PDR}$ . This is also the minimum time required for a POR reset from when  $V_{DD}$  exceeds below 0.7 V to when  $V_{DD}$  exceeds  $V_{POR}$  while STOP mode is entered or the main system clock ( $f_{MAIN}$ ) is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



### (Ta = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V) (1/2)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	IFIL Note 1				0.20		μΑ
RTC operating current	IRTC Notes 1, 2, 3						μА
12-bit interval timer operating current	I <sub>IT</sub> Notes 1, 2, 4				0.02		μΑ
Watchdog timer operating current	Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μΑ
A/D converter	I <sub>ADC</sub> Notes 1,	When conversion	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.8	mA
operating current	6	at maximum speed	Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.5	8.0	mA
A/D converter reference voltage current	ADREF Note				75.0		μΑ
Temperature sensor operating current	ITMPS Note 1				75.0		μΑ
LVD operating current	I <sub>LVD</sub> Notes 1,				0.08		μΑ
Self-programming operating current	I <sub>FSP</sub> Notes 1,				2.00	12.30	mA
BGO operating current	I <sub>BGO</sub> Notes 1, 8				2.00	12.30	mA
SNOOZE operating	Isnoz Note 1	ADC operation	The mode is performed Note 10		0.80	1.97	mA
current			The A/D conversion operations are performed, Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		1.20	3.00	mA
		CSI operation	CSI operation				mA

(Notes and Remarks are listed on the next page.)

#### 3.5 Peripheral Functions Characteristics

#### 3.5.1 Serial array unit

## (1) During communication at same potential (UART mode) (dedicated baud rate generator output) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					fмск/12	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note			2.0	Mbps


Note The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)


16 MHz (2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### **UART** mode connection diagram (during communication at same potential)



#### **UART** mode bit width (during communication at same potential) (reference)



**Remarks 1.** q: UART number (q = 0), g: PIM and POM number (g = 5)

2. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00))

## (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$2.7~V \leq V_{DD} \leq 5.5~V$	250			ns
			$2.4~V \leq V_{DD} \leq 5.5~V$	500			ns
SCKp high-/low-level width	<b>t</b> кн1,	$4.0~V \leq V_{DD} \leq$	5.5 V	tkcy1/2 - 24			ns
	<b>t</b> KL1	$2.7~V \le V_{DD} \le 5.5~V$		tkcy1/2 - 36			ns
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		tkcy1/2 - 76			ns
SIp setup time (to SCKp↑) Note 1	tsıĸı	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V		66			ns
		$2.7~V \leq V_{DD} \leq$	5.5 V	66			ns
		$2.4~V \leq V_{DD} \leq$	5.5 V	113			ns
SIp hold time (from SCKp↑) Note 2	tksi1			38			ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 30 pF <sup>Note</sup>	4			50	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 0, 3, 5, 7)
  - 2. fmck: Serial array unit operation clock frequency
    (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
    n: Channel number (mn = 00, 01))

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1 tkcy1 ≥ 4/fclk		$\begin{aligned} 4.0 \ V &\leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_{b} \leq 4.0 \ V, \\ C_{b} &= 30 \ pF, \ R_{b} = 1.4 \ k\Omega \end{aligned}$	600			ns
			$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	1000			ns
			$2.4 \ V \le V_{DD} < 3.3 \ V,$ $2.4 \ V \le V_b \le 2.0 \ V,$ $C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega$	2300			ns
SCKp high-level width	<b>t</b> кн1	4.0 V ≤ V <sub>DD</sub> ≤ C <sub>b</sub> = 30 pF, F	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $R_{b} = 1.4 \text{ k}\Omega$	tксү1/2 — 150			ns
		$2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V},$ $C_{b} = 30 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega$		tксү1/2 – 340			ns
		2.4 V ≤ V <sub>DD</sub> < C <sub>b</sub> = 30 pF, F	$< 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V},$ $R_b = 5.5 \text{ k}Ω$	tксү1/2 — 916			ns
SCKp low-level width	t <sub>KL1</sub>	4.0 V ≤ V <sub>DD</sub> ≤ C <sub>b</sub> = 30 pF, F	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V},$ $\text{R}_{\text{b}} = 1.4 \text{ k}\Omega$	tkcy1/2 - 24			ns
		2.7 V ≤ V <sub>DD</sub> < C <sub>b</sub> = 30 pF, F	$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $R_b = 2.7 \text{ k}Ω$	tксү1/2 — 36			ns
		$2.4 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$< 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V},$ $R_b = 5.5 \text{ k}Ω$	tkcy1/2 - 100			ns

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.
  - 2. Use it with  $V_{DD} \ge V_b$ .

(Remarks are listed two pages after the next page.)

(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI16, ANI17, ANI19

(TA = -40 to +105°C, 2.4 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	Res			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V		1.2	±5.0	LSB
Targ	tconv	10-bit resolution Target ANI pin:	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
			$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	3.1875		39	μs
	ANI16, ANI17, ANI19	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs	
Zero-scale error <sup>Notes 1, 2</sup>	EZS	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±0.35	%FSR
Full-scale error <sup>Notes 1, 2</sup>	EFS	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V			±0.35	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V			±3.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±2.0	LSB
Analog input voltage	VAIN	ANI16, ANI17, ANI19		0		AVREFP and VDD	V

#### Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When  $AV_{REFP} < V_{DD}$ , the MAX. values are as follows.

Overall error: Add  $\pm 4.0$  LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Zero-scale error/Full-scale error: Add  $\pm 0.20\%$  FSR to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Integral linearity error/ Differential linearity error: Add  $\pm 2.0$  LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

(3) Reference voltage (+) = V<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), Reference voltage (-) = V<sub>SS</sub> (ADREFM = 0), target ANI pin : ANI0 to ANI7, ANI16, ANI17, ANI19, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{DD}, \text{Reference voltage (-)} = \text{Vss})$ 

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Resolution	Res			8		10	bit
Overall error Notes 1, 2	AINL	10-bit resolution	2.4 V ≤ VDD ≤ 5.5 V		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution Target ANI pin: ANI0 to ANI7, ANI16, ANI17, ANI19	$3.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	2.125		39	μs
			$2.7~\text{V} \leq \text{VDD} \leq 5.5~\text{V}$	3.1875		39	μs
			$2.4~\text{V} \leq \text{VDD} \leq 5.5~\text{V}$	17		39	μs
		10-bit resolution Target ANI pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$3.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	2.375		39	μs
			$2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	3.5625		39	μs
			2.4 V ≤ VDD ≤ 5.5 V	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	EZS	10-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±0.60	%FSR
Full-scale error Notes 1, 2	EFS	10-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±4.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±2.0	LSB
Analog input voltage	Vain	ANI0 to ANI7, ANI16, ANI17, ANI19		0		V <sub>DD</sub>	V
		Internal reference voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)		V <sub>BGR</sub> Note 3			V
		Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)		V <sub>TMPS25</sub> Note 3			V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### **SALES OFFICES**

### Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza. No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Treireads Electronics from Knotig Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyllux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B. Menara Amcorp, Amco

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2016 Renesas Electronics Corporation. All rights reserved.