

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 9x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10jgcgfb-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/G1C 1. OUTLINE


### 1.3 Pin Configuration (Top View)

### 1.3.1 32-pin products

• 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)

#### (1) USB function: Host/Function controller (R5F10JBC)

<R>



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

- **2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).
- 3. It is recommended to connect an exposed die pad to Vss.

RL78/G1C 1. OUTLINE

### 1.5 Block Diagram

### 1.5.1 32-pin products



 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -10.0 \text{ mA}$	V <sub>DD</sub> –			V
		P120, P130, P140	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -3.0 \text{ mA}$	V <sub>DD</sub> – 0.7			V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -2.0 \text{ mA}$	V <sub>DD</sub> – 0.6			V
			$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -1.5 \text{ mA}$	V <sub>DD</sub> – 0.5			V
	V <sub>OH2</sub>	P20 to P27	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH2} = -100 \ \mu \text{ A}$	V <sub>DD</sub> – 0.5			V
Output voltage, low	V <sub>OL1</sub>	P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 20.0 \text{ mA}$			1.3	V
		P120, P130, P140	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 8.5 \text{ mA}$			0.7	V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 3.0 \text{ mA}$			0.6	V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 1.5 \text{ mA}$			0.4	V
			$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 0.6 \text{ mA}$			0.4	V
	V <sub>OL2</sub>	P20 to P27	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL2} = 400 \ \mu \text{ A}$			0.4	V
	V <sub>OL3</sub>	P60 to P63	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 20.0 \text{ mA}$			2.0	V
			$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 5.0 \text{ mA}$			0.4	V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 3.0 \text{ mA}$			0.4	V
			$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 2.0 \text{ mA}$			0.4	V

Caution P00, P01, P30, and P74 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## (TA = -40 to +85°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V) (2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USB operating current	lusbh Note 11	<ul> <li>During USB communication operation under the following settings and conditions (V<sub>DD</sub> = 5.0 V, T<sub>A</sub> = +25°C):</li> <li>The internal power supply for the USB is used.</li> <li>X1 oscillation frequency (f<sub>X</sub>) = 12 MHz, PLL oscillation frequency (f<sub>PLL</sub>) = 48 MHz</li> <li>The host controller (via two ports) is set to operate in full-speed mode with four pipes (end points) used simultaneously. (PIPE4: Bulk OUT transfer (64 bytes), PIPE5: Bulk IN transfer (64 bytes), PIPE6: Interrupt OUT transfer, PIPE7: Interrupt IN transfer).</li> <li>The USB ports (two ports) are individually connected to a peripheral function via a 0.5 m USB cable.</li> </ul>		9.0		mA
	IUSBF Note 11	During USB communication operation under the following settings and conditions (V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = +25°C):  • The internal power supply for the USB is used.  • X1 oscillation frequency (f <sub>X</sub> ) = 12 MHz, PLL oscillation frequency (f <sub>PLL</sub> ) = 48 MHz  • The function controller is set to operate in full-speed mode with four pipes (end points) used simultaneously. (PIPE4: Bulk OUT transfer (64 bytes), PIPE5: Bulk IN transfer (64 bytes), PIPE6: Interrupt OUT transfer, PIPE7: Interrupt IN transfer).  • The USB port (one port) is connected to the host device via a 0.5 m USB cable.		2.5		mA
	Isusp Note 12	<ul> <li>During suspended state under the following settings and conditions (VDD = 5.0 V, TA = +25°C):</li> <li>The function controller is set to full-speed mode (the UDP0 pin is pulled up).</li> <li>The internal power supply for the USB is used.</li> <li>The system is set to STOP mode (When the high-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. When the watchdog timer is stopped.).</li> <li>The USB port (one port) is connected to the host device via a 0.5 m USB cable.</li> </ul>		240		μΑ

(Notes and Remarks are listed on the next page.)

### 2.4 AC Characteristics

### 2.4.1 Basic operation

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Items	Symbol		Condition	S	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	Тсч	Main system	HS (High-speed	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0.04167		1	μs
		clock (f <sub>MAIN</sub> ) main operation	main) mode	2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
		Subsystem coperation	lock (fsuв)	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self programmin	HS (High-speed	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq \\5.5 \text{ V}$	0.04167		1	μs
		g mode	main) mode	2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
External system clock frequency	fex	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			1.0		20.0	MHz
		2.4 V ≤ V <sub>DD</sub> < 2.7 V			1.0		16.0	MHz
	fexs						35	kHz
External system clock input	texh, texl	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			24			ns
high-level width, low-level width	$2.4 \text{ V} \leq \text{V}_{DD} \leq 2.7 \text{ V}$			30			ns	
	texhs, texhs				13.7			μs
TI00 to TI03 input high-level width, low-level width	tтін, tті∟				1/fмск+10			ns
TO00 to TO03 output frequency	<b>f</b> то	High-speed r	main 4.0 V	≤ V <sub>DD</sub> ≤ 5.5 V			12	MHz
		mode	2.7 V :	2.7 V ≤ V <sub>DD</sub> < 4.0 V			8	MHz
			2.4 V	≤ V <sub>DD</sub> < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	<b>f</b> PCL	High-speed r	main 4.0 V	≤ V <sub>DD</sub> ≤ 5.5 V			16	MHz
frequency		mode	2.7 V :	≤ V <sub>DD</sub> < 4.0 V			8	MHz
			2.4 V :	≤ V <sub>DD</sub> < 2.7 V			4	MHz
Interrupt input high-level width, low-level width	tinth, tintl	INTP0 to INT		≤ V <sub>DD</sub> ≤ 5.5 V	1			μs
Key interrupt input low-level width	tkr	KR0 to KR5	2.4 V	≤ V <sub>DD</sub> ≤ 5.5 V	250			ns
RESET low-level width	trsL				10			μS

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 3))

# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time	<b>t</b> KCY1	tkcy1 ≥ 2/fcLk	$2.7~V \leq V_{DD} \leq 5.5~V$	83.3			ns
SCKp high-/low-level width	<b>t</b> кн1,			tkcy1/2 - 7			ns
	<b>t</b> KL1			txcy1/2 - 10			ns
SIp setup time (to SCKp↑) Note 1	tsıkı	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V		23			ns
		2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		33			ns
SIp hold time (from SCKp↑) Note 2	t <sub>KSI1</sub>	2.7 V ≤ V <sub>DD</sub> ≤	5.5 V	10			ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 20 pF <sup>Note</sup>	3			10	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. This specification is valid only when CSI00's peripheral I/O redirect function is not used.

- 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 3, 5)
- 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00))

# (3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$2.7~V \leq V_{DD} \leq 5.5~V$	167			ns
			$2.4~V \leq V_{DD} \leq 5.5~V$	250			ns
SCKp high-/low-level width	<b>t</b> кн1,	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$		tkcy1/2 - 12			ns
	<b>t</b> KL1	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		tkcy1/2 - 18			ns
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		tkcy1/2 - 38			ns
SIp setup time (to SCKp↑) Note 1	tsıĸı	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V		44			ns
		$2.7~V \leq V_{DD} \leq$	5.5 V	44			ns
		2.4 V ≤ V <sub>DD</sub> ≤	5.5 V	75			ns
SIp hold time (from SCKp↑) Note 2	<b>t</b> ksi1			19			ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 30 pF <sup>Note 4</sup>				25	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 0, 3, 5, 7)
  - 2. fmck: Serial array unit operation clock frequency

    (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

    n: Channel number (mn = 00, 01))

# (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
SCKp cycle time Note 5	tkcy2	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	20 MHz < f <sub>MCK</sub>	8/fмск			ns
			fмcк ≤ 20 MHz	6/fмск			ns
		$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	16 MHz < fмск	8/fмск			ns
			fмcк ≤ 16 MHz	6/fмск			ns
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V				ns
SCKp high-/low-level width	Kp high-/low-level width $t_{KH2}$ , $4.0 \text{ V} \le V_{DD} \le 5$			tkcy2/2 - 7			ns
	<b>t</b> KL2	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$		tkcy2/2 - 8			ns
		$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$		tксу2/2 – 18			ns
SIp setup time	tsik2	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$		1/fмск+20			ns
(to SCKp↑) Note 1		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		1/fмск+30			ns
SIp hold time	tks12	$2.7~V \leq V_{DD} \leq 5.5~V$		1/fмск+31			ns
(from SCKp↑) Note 2		$2.4~V \leq V_{DD} \leq 5.5~V$		1/fмск+31			ns
Delay time from SCKp↓ to	tkso2	C = 30 pF Note 4	$2.7~V \leq V_{DD} \leq 5.5~V$			2/f <sub>MCK</sub> +44	ns
SOp output Note 3			$2.4~V \le V_{DD} \le 5.5~V$			2/fмск+75	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SOp output lines.
  - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM number (g = 0, 3, 5, 7)
  - 2. fmck: Serial array unit operation clock frequency

    (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

    n: Channel number (mn = 00, 01))

### (5) During communication at same potential (simplified $I^2C$ mode) (T<sub>A</sub> = -40 to +85°C, 2.4 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fscL	$2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V},$		1000 Note 1	kHz
		$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$		400 Note 1	kHz
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V},$		300 Note 1	kHz
		$C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$			
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V},$	475		ns
		$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq V_{DD} \leq 5.5~V,$	1150		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V},$	1550		ns
		$C_b$ = 100 pF, $R_b$ = 5 k $\Omega$			
Hold time when SCLr = "H"	<b>t</b> HIGH	$2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V},$	475		ns
		$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq V_{DD} \leq 5.5~V,$	1150		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V},$	1550		ns
		$C_b$ = 100 pF, $R_b$ = 5 k $\Omega$			
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V},$	1/fмcк + 85		ns
		$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	Note 2		
		$2.4~V \leq V_{DD} \leq 5.5~V,$	1/f <sub>MCK</sub> + 145 Note 2		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	Note 2		
		$2.4 \text{ V} \le V_{DD} \le 2.7 \text{ V},$	1/f <sub>MCK</sub> + 230 Note 2		ns
		$C_b$ = 100 pF, $R_b$ = 5 k $\Omega$	Note 2		
Data hold time (transmission)	thd:dat	$2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V},$	0	305	ns
		$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq V_{DD} \leq 5.5~V,$	0	355	ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V},$	0	405	ns
		$C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$			

Notes 1. The value must also be equal to or less than fmck/4.

2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Caution and Remarks are listed on the next page.)


## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SIp setup time	tsıĸ1	$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	81			ns
(to SCKp↑) Note 1		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}, \ 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	177			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.4 \text{ V} \le V_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \le V_{b} \le 2.0 \text{ V}^{\text{Note 3}},$	479			ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
SIp hold time	tksi1	$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	19			ns
(from SCKp↑) Note 1		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}, \ 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	19			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.4 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}^{\text{Note 3}},$	19			ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
Delay time from SCKp↓ to	tkso1	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le V_b \le 4.0 \text{ V},$			100	ns
SOp output Note 1		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}, \ 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$			195	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.4 \text{ V} \le V_{DD} \le 3.3 \text{ V}, \ 1.6 \text{ V} \le V_{b} \le 2.0 \text{ V}^{\text{Note 3}},$			483	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
SIp setup time	tsiĸ1	$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	44			ns
(to SCKp↓) Note 2		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le V_{DD} \le 4.0 \text{ V}, 2.3 \text{ V} \le V_{b} \le 2.7 \text{ V},$	44			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}},$	110			ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
SIp hold time	tksi1	$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	19			ns
(from SCKp↓) Note 2		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le V_{DD} \le 4.0 \text{ V}, \ 2.3 \text{ V} \le V_{b} \le 2.7 \text{ V},$	19			ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}},$	19			ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
Delay time from SCKp↑ to	tkso1	$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$			25	ns
SOp output Note 2		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$			25	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}},$			25	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				

(Notes, Cautions and Remarks are listed on the next page.)

# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)




CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- **Remarks 1.** p: CSI number (p = 00), m: Unit number, n: Channel number (mn = 00), g: PIM and POM number (g = 0, 3, 5, 7)
  - **2.** CSI01 cannot communicate at different potential. Use other CSI for communication at different potential.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R<sub>b</sub>[ $\Omega$ ]:Communication line (SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. p: CSI number (p = 00), m: Unit number, n: Channel number (mn = 00), g: PIM and POM number (g = 0, 3, 5, 7)
  - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
  - **4.** CSI01 cannot communicate at different potential. Use other CSI for communication at different potential.

# (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified $I^2C$ mode) (2/2) (T<sub>A</sub> = -40 to +85°C, 2.4 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data setup time (reception)	tsu:dat	$ \begin{aligned} 4.0 & \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b & = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/f <sub>MCK</sub> + 135 Note 3		ns
		$ 2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} < 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega $	1/f <sub>MCK</sub> + 135 Note 3		ns
		$ \begin{aligned} &4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	1/f <sub>MCK</sub> + 190 Note 3		ns
		$ \begin{aligned} 2.7 \ V &\leq V_{DD} < 4.0 \ V, \\ 2.3 \ V &\leq V_{b} < 2.7 \ V, \\ C_{b} &= 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{aligned} $	1/f <sub>MCK</sub> + 190 Note 3		ns
		$ \begin{array}{c} 2.4 \; V \leq V_{DD} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Notes 2}}, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array} $	1/f <sub>MCK</sub> + 190 Note 3		ns
Data hold time (transmission)	thd:dat	$ \begin{aligned} 4.0 & \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} & = 50 \text{ pF},  R_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned} $	0	305	ns
		$ \begin{aligned} 2.7 & \ V \le V_{DD} < 4.0 \ V, \\ 2.3 & \ V \le V_b < 2.7 \ V, \\ C_b & = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	0	305	ns
		$ \begin{aligned} &4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	0	355	ns
			0	355	ns
		$ \begin{cases} 2.4 \; V \leq V_{DD} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{cases} $	0	405	ns

**Notes 1.** The value must also be equal to or less than fmck/4.

- 2. Use it with  $V_{DD} \ge V_b$ .
- 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

### (4) BC option standard (Function)

 $(T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}, \ 4.35 \text{ V} \leq \text{UV}_{\text{BUS}} \leq 5.25 \text{ V}, \ 3.0 \text{ V} \leq \text{UV}_{\text{DD}} \leq 3.6 \text{ V}, \ 2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \ \text{Vss} = 0 \text{ V})$ 

Par	ameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
UDPi/UDMi	VDSELi	0000	V <sub>DDET0</sub>		27	32	37	% UV <sub>BUS</sub>
input [3:0]	0001	V <sub>DDET1</sub>		29	34	39	% UV <sub>BUS</sub>	
reference voltage	(i = 0)	0010	V <sub>DDET2</sub>		32	37	42	% UV <sub>BUS</sub>
(UV <sub>BUS</sub> divider ratio)  • VDOUEi = 0 (i = 0))	0011	V <sub>DDET3</sub>		35	40	45	% UV <sub>BUS</sub>	
		0100	VDDET4		38	43	48	% UV <sub>BUS</sub>
		0101	VDDET5		41	46	51	% UV <sub>BUS</sub>
		0110	VDDET6		44	49	54	% UV <sub>BUS</sub>
		0111	V <sub>DDET7</sub>		47	52	57	% UV <sub>BUS</sub>
		1000	V <sub>DDET8</sub>		51	56	61	% UV <sub>BUS</sub>
		1001	V <sub>DDET9</sub>		55	60	65	% UV <sub>BUS</sub>
		1010	VDDET10		59	64	69	% UV <sub>BUS</sub>
		1011	VDDET11		63	68	73	% UV <sub>BUS</sub>
		1100	V <sub>DDET12</sub>		67	72	77	% UV <sub>BUS</sub>
		1101	VDDET13		71	76	81	% UV <sub>BUS</sub>
		1110	VDDET14		75	80	85	% UV <sub>BUS</sub>
		1111	VDDET15		79	84	89	% UV <sub>BUS</sub>

## (Ta = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Items	Symbol	Conditio	Conditions					Unit
Input leakage current, high	Ісін1	P00, P01, P14 to P17, P20 to P27, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P75, P120, P137, P140, RESET	$V_1 = V_{DD}$				1	μΑ
	ILIH2	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD	In input port or external clock input			1	μА
				In resonator connection			10	μΑ
Input leakage current, low	ILIL1	P00, P01, P14 to P17, P20 to P27, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P75, P120, P137, P140, RESET	V <sub>I</sub> = V <sub>SS</sub>				-1	μΑ
	ILIL2	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vı = Vss	In input port or external clock input			-1	μА
				In resonator connection			-10	μΑ
On-chip pll-up resistance	Rυ	P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75, P120, P140	Vı = Vss, lı	n input port	10	20	100	kΩ

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## (Ta = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V) (2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USB operating current	IUSBH Note 11	During USB communication operation under the following settings and conditions (VDD = 5.0 V, TA = +25°C):  • The internal power supply for the USB is used.  • X1 oscillation frequency (fx) = 12 MHz, PLL oscillation frequency (fPLL) = 48 MHz  • The host controller (via two ports) is set to operate in full-speed mode with four pipes (end points) used simultaneously. (PIPE4: Bulk OUT transfer (64 bytes), PIPE5: Bulk IN transfer (64 bytes), PIPE6: Interrupt OUT transfer, PIPE7: Interrupt IN transfer).  • The USB ports (two ports) are individually connected to a peripheral function via a 0.5 m USB cable.		9.0		mA
	IUSBF Note 11	During USB communication operation under the following settings and conditions (V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = +25°C):  • The internal power supply for the USB is used.  • X1 oscillation frequency (f <sub>X</sub> ) = 12 MHz, PLL oscillation frequency (f <sub>PLL</sub> ) = 48 MHz  • The function controller is set to operate in full-speed mode with four pipes (end points) used simultaneously.  (PIPE4: Bulk OUT transfer (64 bytes), PIPE5: Bulk IN transfer (64 bytes), PIPE6: Interrupt OUT transfer, PIPE7: Interrupt IN transfer).  • The USB port (one port) is connected to the host device via a 0.5 m USB cable.		2.5		mA
	Isusp Note 12	<ul> <li>During suspended state under the following settings and conditions (V<sub>DD</sub> = 5.0 V, T<sub>A</sub> = +25°C):</li> <li>The function controller is set to full-speed mode (the UDP0 pin is pulled up).</li> <li>The internal power supply for the USB is used.</li> <li>The system is set to STOP mode (When the high-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. When the watchdog timer is stopped.).</li> <li>The USB port (one port) is connected to the host device via a 0.5 m USB cable.</li> </ul>		240		μΑ

(Notes and Remarks are listed on the next page.)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2)


 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$\begin{aligned} 4.0 \ V &\leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_{b} \leq 4.0 \ V, \\ C_{b} &= 30 \ pF, \ R_{b} = 1.4 \ k\Omega \end{aligned}$	600			ns
			$\begin{array}{l} 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega \end{array}$	1000			ns
			$2.4 \ V \leq V_{DD} < 3.3 \ V,$ $2.4 \ V \leq V_b \leq 2.0 \ V,$ $C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega$	2300			ns
SCKp high-level width	t <sub>KH1</sub>	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$		tксү1/2 — 150			ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}, $ $ C_b = 30 \text{ pF}, \ R_b = 2.7 \text{ k} \Omega $		tксү1/2 — 340			ns
				tксү1/2 — 916			ns
SCKp low-level width	t <sub>KL1</sub>	4.0 V ≤ V <sub>DD</sub> ≤ C <sub>b</sub> = 30 pF, I	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V},$ $\text{R}_{\text{b}} = 1.4 \text{ k}\Omega$	tkcy1/2 - 24			ns
		2.7 V ≤ V <sub>DD</sub> < C <sub>b</sub> = 30 pF, I	$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $R_b = 2.7 \text{ k}Ω$	tkcy1/2 - 36			ns
		$2.4 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF, I}$	$< 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V},$ $R_b = 5.5 \text{ k}Ω$	tксү1/2 — 100			ns

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.
  - 2. Use it with  $V_{DD} \ge V_b$ .

(Remarks are listed two pages after the next page.)

### Timing of UDPi and UDMi



### (2) BC standard

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 3.0 \text{ V} \le UV_{DD} \le 3.6 \text{ V}, 3.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$ 


	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USB standard BC1.2	UDPi sink current	IDP_SINK		25		175	μΑ
	UDMi sink current	IDM_SINK		25		175	μΑ
	DCD source current	IDP_SRC		7		13	μΑ
	Dedicated charging port resistor	RDCP_DAT	0 V < UDP/UDM voltage < 1.0 V			200	Ω
	Data detection voltage	VDAT_REF		0.25		0.4	V
	UDPi source voltage	V <sub>DP_SRC</sub>	Output current 250 μA	0.5		0.7	٧
	UDMi source voltage	V <sub>DM_SRC</sub>	Output current 250 μA	0.5		0.7	V

Remark i = 0, 1

### 3.10 Timing Specs for Switching Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	<b>t</b> HD	POR and LVD reset must end before the external reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until an external reset ends

thd: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (excluding the processing time of the firmware to control the flash memory)

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### **SALES OFFICES**

#### Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza. No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Treireads Electronics from Knotig Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyllux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B. Menara Amcorp, Amco

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141