



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WFQFN Exposed Pad
Supplier Device Package	32-HWQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10kbcana-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


RL78/G1C 1. OUTLINE

1.3.2 48-pin products

• 48-pin plastic LFQFP (fine pitch) (7 × 7, 0.5 mm pitch)

(1) USB function: Host/Function controller (R5F10JGC)

<R>



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RL78/G1C 1. OUTLINE

(2) USB function: Function controller only (R5F10KGC)

<R>



Note IC: Internal Connection Pin Leave open.

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RL78/G1C 1. OUTLINE

1.6 Outline of Functions

[32-pin, 48-pin products]

(1/2)

ſ		Item	32-	-pin	48	-pin		
			R5F10JBC	R5F10KBC	R5F10JGC	R5F10KGC		
ľ	Code flash	memory (KB)	32 KB		32 KB	<u> </u>		
ŀ	Data flash r	memory (KB)	2 KB		2 KB			
ľ	RAM (KB)		5.5 KB Note 1		5.5 KB Note 1			
ľ	Memory spa	ace	1 MB					
>	Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V)					
		High-speed on-chip oscillator	1 to 24 MHz (V_{DD} = 2.7 to 5.5 V), 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V)					
		PLL clock	6, 12, 24 MHz ^{Note 2} : V _{DD} = 2.4 to 5.5 V					
	Subsystem	clock	-	_	XT1 (crystal) oscillation 32.768 kHz (TYP.): Vot			
ľ	Low-speed	on-chip oscillator	On-chip oscillation (Watchdog timer/Real-time clock/12-bit interval timer clock)					
			15 kHz (TYP.): V _{DD} = 2.4 to 5.5 V					
I	General-pu	rpose register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)					
Ī	Minimum in	struction execution time	0.04167 μs (High-speed	d on-chip oscillator: fнос	o = 48 MHz /f _{IH} = 24 MHz	operation)		
			0.04167 μs (PLL clock:	f _{PLL} = 48 MHz /f _{IH} = 24 I	MHz Note 2 operation)			
			0.05 μ s (High-speed system clock: f _{MX} = 20 MHz operation)					
			-	-	30.5 μs (Subsystem clock: f _{SUB} = 32.768 kHz operation)			
	Instruction	set	 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 					
Ī	I/O port	Total	22		38			
		CMOS I/O	16 (N-ch O.D. I/O [VDD V	withstand voltage]: 5)	28 (N-ch O.D. I/O [VDD	withstand voltage]: 6)		
		CMOS input	3		5			
		CMOS output	-	_	1			
		N-ch open-drain I/O (6 V tolerance)	3		4			
ľ	Timer	16-bit timer	4 channel					
		Watchdog timer	1 channel					
		Real-time clock (RTC)	1 channel Note 3					
I		12-bit Interval timer (IT)						
ĺ		Timer output	4 channels (PWM output: 3) Note 4					
		RTC output	_		1			
					• 1 Hz (subsystem cloc	ck: fsub = 32.768 kHz)		

Notes 1. In the case of the 5.5 KB, this is about 4.5 KB when the self-programming function is used.

- 2. In the PLL clock 48 MHz operation, the system clock is 2/4/8 dividing ratio.
- 3. In 32-pin products, this channel can only be used for the constant-period interrupt function based on the low-speed on-chip oscillator clock (fil.).
- **4.** The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves).

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.



Notes 1. Current flowing to VDD.


- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip ocsillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- **5.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing only to the LVD circuit. The current value of the RL78/G1C is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVD circuit operates in the Operating, HALT or STOP mode.
- 8. Current flowing only during data flash rewrite.
- 9. Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode.
- 11. Current consumed only by the USB module and the internal power supply for the USB.
- **12.** Includes the current supplied from the pull-up resistor of the UDP0 pin to the pull-down resistor of the host device, in addition to the current consumed by this MCU during the suspended state.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency


- 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. fclk: CPU/peripheral hardware clock frequency
- 4. Temperature condition of the TYP. value is TA = 25°C



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)




CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- **Remarks 1.** p: CSI number (p = 00), m: Unit number, n: Channel number (mn = 00), g: PIM and POM number (g = 0, 3, 5, 7)
 - **2.** CSI01 cannot communicate at different potential. Use other CSI for communication at different potential.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R_b[Ω]:Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00), m: Unit number, n: Channel number (mn = 00), g: PIM and POM number (g = 0, 3, 5, 7)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
 - **4.** CSI01 cannot communicate at different potential. Use other CSI for communication at different potential.

2.5.2 Serial interface IICA

(1) I²C standard mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Condit	ions	HS (high-spe	ed main) mode	Unit
				MIN.	MAX.	
SCLA0 clock frequency	fscL	Standard mode: fclk≥ 1	$2.7~V \leq V_{DD} \leq 5.5~V$	0	100	kHz
		MHz	$2.4~V \leq V_{DD} \leq 5.5~V$	0	100	kHz
Setup time of restart condition	tsu:sta	$2.7~V \leq V_{DD} \leq 5.5~V$		4.7		μs
		$2.4~V \leq V_{DD} \leq 5.5~V$	$2.4~V \le V_{DD} \le 5.5~V$			μs
Hold time ^{Note 1}	thd:sta	$2.7~V \leq V_{DD} \leq 5.5~V$		4.0		μs
		2.4 V ≤ V _{DD} ≤ 5.5 V		4.0		μs
Hold time when SCLA0 = "L"	tLOW	$2.7~V \leq V_{DD} \leq 5.5~V$	4.7		μs	
		$2.4~V \leq V_{DD} \leq 5.5~V$	4.7		μs	
Hold time when SCLA0 = "H"	thigh $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$			4.0		μs
		$2.4~V \leq V_{DD} \leq 5.5~V$		4.0		μs
Data setup time (reception)	tsu:dat	$2.7~V \leq V_{DD} \leq 5.5~V$		250		μs
		2.4 V ≤ V _{DD} ≤ 5.5 V		250		μs
Data hold time	thd:dat	$2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$		0	3.45	μs
(transmission) ^{Note 2}		$2.4~V \leq V_{DD} \leq 5.5~V$		0	3.45	μs
Setup time of stop condition	tsu:sto	$2.7~V \leq V_{DD} \leq 5.5~V$		4.0		μs
		2.4 V ≤ V _{DD} ≤ 5.5 V		4.0		μs
Bus-free time	t BUF	2.7 V ≤ V _{DD} ≤ 5.5 V		4.7		μs
		2.4 V ≤ V _{DD} ≤ 5.5 V	4.7		μS	

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 1 (PIOR1) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$

(3) I²C fast mode plus

(T_A = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Condit	ions	HS (high-spee	ed main) Mode	Unit
			MIN.	MAX.		
SCLA0 clock frequency	fscL	Fast mode plus:	$2.7~V \leq V_{DD} \leq 5.5~V$	0	1000	kHz
		fclk≥ 10 MHz				
Setup time of restart condition	tsu:sta	$2.7~V \leq V_{DD} \leq 5.5~V$		0.26		μs
Hold time ^{Note 1}	thd:STA	$2.7~V \leq V_{DD} \leq 5.5~V$	0.26		μs	
Hold time when SCLA0 = "L"	tLow	$2.7~V \leq V_{DD} \leq 5.5~V$		0.5		μs
Hold time when SCLA0 = "H"	t HIGH	$2.7~V \leq V_{DD} \leq 5.5~V$		0.26		μs
Data setup time (reception)	tsu:dat	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$		50		ns
Data hold time (transmission) ^{Note 2}	thd:dat	2.7 V ≤ V _{DD} ≤ 5.5 V		0	0.45	μs
Setup time of stop condition	tsu:sto	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$		0.26		μs
Bus-free time	t BUF	$2.7~V \leq V_{DD} \leq 5.5~V$		0.5		μs


Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 1 (PIOR1) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$



2.5.3 USB

(1) Electrical specifications

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 3.0 \text{ V} \le U\text{V}_{DD} \le 3.6 \text{ V}, 3.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
UV _{DD}	UV _{DD} input voltage characteristic	UV _{DD}	V_{DD} = 3.0 to 5.5 V, PXXCON = 1, VDDUSEB = 0 (UV _{DD} \leq V _{DD})	3.0	3.3	3.6	V
	UV _{DD} output voltage characteristic	UV _{DD}	V _{DD} = 4.0 to 5.5 V, PXXCON = VDDUSEB = 1	3.0	3.3	3.6	V
UV _{BUS}	UV _{BUS} input voltage characteristic	UV _{BUS}	Function	4.35 (4.02 ^{Note})	5.00	5.25	V
			Host	4.75	5.00	5.25	V

Note Value of instantaneous voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 3.0 \text{ V} \le U\text{V}_{DD} \le 3.6 \text{ V}, 3.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Par	ameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
UDPi/UDMi	Input vol	tage	VIH		2.0			V
pins input characteristic			VIL				0.8	V
(FS/LS receiver)	Difference input sensitivity		VDI	UDP voltage – UDM voltage	0.2			V
	Difference common range	-	Vсм		0.8		2.5	V
UDPi/UDMi	Output v	oltage	Vон	Ioн = -200 μA	2.8		3.6	V
pins output characteristic			Vol	IoL = 2.4 mA	0		0.3	V
(FS driver)	Transi-ti	Rising	t FR	Rising: From 10% to 90 % of	4		20	ns
,	on time	Falling	t FF	amplitude, Falling: From 90% to 10 % of	4		20	ns
	Matching (TFR/TFF)		VFRFM	amplitude, CL = 50 pF	90		111.1	%
	Crossover voltage		VFCRS	·			2.0	V
	Output Impedance		ZDRV	UV _{DD} voltage = 3.3 V, Pin voltage = 1.65 V	28		44	Ω
UDPi/UDMi pins output characteristic (LS driver)	Output v	oltage	Vон		2.8		3.6	V
			VoL		0		0.3	V
	Transi-ti on time	Rising	t LR	Rising: From 10% to 90 % of	75		300	ns
		Falling	t LF	amplitude, Falling: From 90% to 10 % of	75		300	ns
	Matching (TFR/TFF) Note (TFR/TFF) Crossover voltage		VLTFM	amplitude, CL = 200 to 600 pF	80		125	%
			VLCRS	When the host controller function is selected: The UDMi pin (i = 0, 1) is pulled up via 1.5 k Ω . When the function controller function is selected: The UDP0 and UDM0 pins are individually pulled down via 15 k Ω	1.3		2.0	V
UDPi/UDMi	Pull-dow	n resistor	R _{PD}		14.25		24.80	kΩ
pins pull-up, pull-down	Pull-up resistor	Idle	Rpui		0.9		1.575	kΩ
	(i = 0 only)	Recep-t ion	RPUA		1.425		3.09	kΩ
UV _{BUS}	UV _{BUS} puresistor	ill-down	Rvbus	UV _{BUS} voltage = 5.5 V		1000		kΩ
	UV _{BUS} in	out	VIH		3.20			V
	voltage		VIL				0.8	V

Note Excludes the first signal transition from the idle state.

Remark i = 0, 1

3. ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)

This chapter describes the electrical specifications for the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}$ C)".

The target products

G: Industrial applications ; $T_A = -40 \text{ to } +105^{\circ}\text{C}$

R5F10JBCGNA, R5F10JBCGFP, R5F10JGCGNA, R5F10JGCGFB, R5F10KBCGNA, R5F10KBCGFP, R5F10KGCGNA, R5F10KGCGFB

- Cautions 1. The RL78 microcontrollers has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product.
 - 3. Please contact Renesas Electronics sales office for derating of operation under $T_A = +85^{\circ}C$ to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}C$)" and the products "A: Consumer applications".

Parameter	Application				
	A: Consumer applications	G: Industrial applications			
Operating ambient temperature	T _A = -40 to +85°C	T _A = -40 to +105°C			
High-speed on-chip oscillator clock accuracy	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ $\pm 1.0\%$ T _A = -20 to +85°C $\pm 1.5\%$ T _A = -40 to -20°C	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ $\pm 2.0\%$ T _A = +85 to +105°C $\pm 1.0\%$ T _A = -20 to +85°C $\pm 1.5\%$ T _A = -40 to -20°C			
Serial array unit	UART CSI: fclk/2 (supporting 16 Mbps), fclk/4 Simplified I ² C communication	UART CSI: fclk/4 Simplified I ² C communication			
IICA	Normal mode Fast mode Fast mode plus	Normal mode Fast mode			

Remark The electrical characteristics of the products G: Industrial applications ($T_A = -40 \text{ to } +105^{\circ}\text{C}$) are different from those of the products "A: Consumer applications". For details, refer to **3.1** to **3.10**.

3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) ^{Note}	Ceramic resonator/	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	1.0		20.0	MHz
	crystal resonator	2.4 V ≤ V _{DD} < 2.7 V	1.0		16.0	MHz
XT1 clock oscillation frequency (fxr) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

3.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fносо		1		48	MHz
High-speed on-chip oscillator		−20 to +85 °C	-1.0		+1.0	%
clock frequency accuracy		–40 to −20 °C	-1.5		+1.5	%
		+85 to +105 °C	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟			15		kHz
Low-speed on-chip oscillator clock frequency accuracy			-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

3.2.3 PLL oscillator characteristics

(Ta = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
PLL input frequency Note	fellin	High-speed system clock	6.00		16.00	MHz
PLL output frequency Note	f _{PLL}			48.00		MHz
Lock up time		From PLL output enable to stabilization of the output frequency	40.00			μs
Interval time		From PLL stop to PLL re-operation setteing Wait time	4.00			μs
Setting wait time		From after PLL input clock stabilization and PLL setting is fixed to start setting Wait time required	1.00			μs

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

3.3 DC Characteristics

3.3.1 Pin characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75, P120, P130, P140	2.4 V ≤ V _{DD} ≤ 5.5 V			-3.0 Note	mA
		P130, P140 (When duty ≤ 70% Note 3)	$4.0~V \leq V_{DD} \leq 5.5~V$			-30.0	mA
			2.7 V ≤ V _{DD} < 4.0 V			-10.0	mA
			2.4 V ≤ V _{DD} < 2.7 V			-5.0	mA
		Total of P14 to P17, P30, P31, P50, P51, P70 to P75 (When duty ≤ 70% Note 3)	$4.0~V \leq V_{DD} \leq 5.5~V$			-30.0	mA
			2.7 V ≤ V _{DD} < 4.0 V			-19.0	mA
			2.4 V ≤ V _{DD} < 2.7 V			-10.0	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$			-60.0	mA
	Іон2	Per pin for P20 to P27	$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$			-0.1 ^{Note}	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$			-1.5	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin.
 - 2. However, do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty ratio to n%).

- Total output current of pins = (I_{OH} × 0.7)/(n × 0.01)
 - <Example> Where n = 80% and $I_{OH} = -10.0$ mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P01, P30, and P74 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(Ta = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Items	Symbol	Conditio	Conditions			TYP.	MAX.	Unit
Input leakage current, high	Ісін1	P00, P01, P14 to P17, P20 to P27, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P75, P120, P137, P140, RESET	P30, P31, 50, P51, P60 to P75, P120,				1	μΑ
	ILIH2	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD	In input port or external clock input			1	μА
				In resonator connection			10	μΑ
Input leakage current, low	ILIL1	P00, P01, P14 to P17, P20 to P27, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P75, P120, P137, P140, RESET	V _I = V _{SS}				-1	μΑ
	ILIL2	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vı = Vss	In input port or external clock input			-1	μА
				In resonator connection			-10	μΑ
On-chip pll-up resistance	Rυ	P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75, P120, P140	V _I = V _{SS} , In input port		10	20	100	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


(Ta = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)


(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I _{DD2}	HALT	HS	f _{HOCO} = 48 MHz	V _{DD} = 5.0 V		0.67	2.25	mA
current Note 1	Note 2	mode		f _{IH} = 24 MHz Note 4	V _{DD} = 3.0 V		0.67	2.25	mA
Note 1			main) mode	fHOCO = 24 MHz Note 7	V _{DD} = 5.0 V		0.50	1.55	mA
				f _{IH} = 12 MHz Note 4	V _{DD} = 3.0 V		0.50	1.55	mA
				fHOCO = 12 MHz Note 7	V _{DD} = 5.0 V		0.41	1.21	mA
				f _{IH} = 6 MHz Note 4	V _{DD} = 3.0 V		0.41	1.21	mA
				fHOCO = 6 MHz Note 7	V _{DD} = 5.0 V		0.37	1.05	mA
				f _{IH} = 3 MHz Note 4	V _{DD} = 3.0 V		0.37	1.05	mA
			HS	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.90	mA
			(High-speed		Resonator connection		0.45	2.00	mA
			main) mode	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.90	mA
				$V_{DD} = 3.0 \text{ V}$	Resonator connection		0.45	2.00	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA
				$V_{DD} = 5.0 V$	Resonator connection		0.26	1.10	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA
				$V_{DD} = 3.0 \text{ V}$	Resonator connection		0.26	1.10	mA
			HS (High-speed main) mode (PLL operation) Note 9	f _{PLL} = 48 MHz, f _{CLK} = 24 MHz Note 3	V _{DD} = 5.0 V		0.91	2.74	mA
					V _{DD} = 3.0 V		0.91	2.74	mA
				f _{PLL} = 48 MHz, f _{CLK} = 12 MHz Note 3	V _{DD} = 5.0 V		0.85	2.31	mA
					V _{DD} = 3.0 V		0.85	2.31	mA
				f _{PLL} = 48 MHz,	V _{DD} = 5.0 V		0.82	2.07	mA
				f _{CLK} = 6 MHz Note 3	V _{DD} = 3.0 V		0.82	2.07	mA
			Subsystem clock	f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.25	0.57	μА
				T _A = -40°C	Resonator connection		0.44	0.76	μΑ
			operation	f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.30	0.57	μΑ
				T _A = +25°C	Resonator connection		0.49	0.76	μА
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.33	1.17	μΑ
				T _A = +50°C	Resonator connection		0.63	1.36	μΑ
			,	f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.46	1.97	μА
				T _A = +70°C	Resonator connection		0.76	2.16	μА
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.97	3.37	μΑ
				T _A = +85°C	Resonator connection		1.16	3.56	μΑ
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		3.01	15.37	μΑ
				T _A = +105°C	Resonator connection		3.20	15.56	μΑ
	IDD3 ^{Note 6}	STOP mode Note 8	T _A = -40°C				0.18	0.50	μΑ
			T _A = +25°C				0.23	0.50	μΑ
			T _A = +50°C				0.26	1.10	μΑ
			T _A = +70°C				0.29	1.90	μΑ
			T _A = +85°C				0.90	3.30	μА
			T _A = +105°C				2.94	15.30	μΑ


(Notes and Remarks are listed on the next page.)

TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing



RESET Input Timing



(5) Communication at different potential (2.5 V, 3 V) (UART mode) (2/2) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions				TYP.	MAX.	Unit
Transfer rate		transmission	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V},$				Note 1	bps
			$2.7~V \leq V_b \leq 4.0~V$	Theoretical value of the maximum transfer rate			2.6 Note 2	Mbps
				$C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$				
			$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V},$				Note 3	bps
			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate			1.2 Note 4	Mbps
				$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$				
			$2.4 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V},$				Notes	bps
			$1.6 \text{ V} \le V_b \le 2.0 \text{ V}$				5, 6	
				Theoretical value of the maximum transfer rate			0.43 Note 7	Mbps
				$C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$				

Notes 1. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq V_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

$$\label{eq:maximum transfer rate} \begin{split} & \frac{1}{ \{ -C_b \times R_b \times ln \ (1 - \frac{2.2}{V_b}) \} \times 3} \end{split} \ [bps] \end{split}$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq V_{DD} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

$$\label{eq:maximum transfer rate} \begin{aligned} & \frac{1}{\{-C_b \times R_b \times \text{ln } (1-\frac{2.0}{V_b})\} \times 3} \end{aligned} \text{ [bps]}$$

$$\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \text{In}$$
Baud rate error (theoretical value) =
$$\frac{(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- 5. Use it with $V_{DD} \ge V_b$.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$\begin{aligned} 4.0 \ V &\leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_{b} \leq 4.0 \ V, \\ C_{b} &= 30 \ pF, \ R_{b} = 1.4 \ k\Omega \end{aligned}$	600			ns
			$\begin{array}{l} 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega \end{array}$	1000			ns
			$2.4 \ V \leq V_{DD} < 3.3 \ V,$ $2.4 \ V \leq V_b \leq 2.0 \ V,$ $C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega$	2300			ns
SCKp high-level width	t _{KH1}	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$		tксү1/2 — 150			ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		tксү1/2 — 340			ns
				tксү1/2 — 916			ns
SCKp low-level width	t _{KL1}	4.0 V ≤ V _{DD} ≤ C _b = 30 pF, I	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V},$ $\text{R}_{\text{b}} = 1.4 \text{ k}\Omega$	tkcy1/2 - 24			ns
		2.7 V ≤ V _{DD} < C _b = 30 pF, I	$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $R_b = 2.7 \text{ k}Ω$	tkcy1/2 - 36			ns
		$2.4 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF, I}$	$< 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V},$ $R_b = 5.5 \text{ k}Ω$	tксү1/2 — 100			ns

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
 - 2. Use it with $V_{DD} \ge V_b$.

(Remarks are listed two pages after the next page.)


Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R_b[Ω]:Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00), m: Unit number, n: Channel number (mn = 00), g: PIM and POM number (g = 0, 3, 5, 7)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
 - **4.** CSI01 cannot communicate at different potential. Use other CSI for communication at different potential.

Timing of UDPi and UDMi



(2) BC standard

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 3.0 \text{ V} \le U\text{V}_{DD} \le 3.6 \text{ V}, 3.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USB standard BC1.2	UDPi sink current	IDP_SINK		25		175	μΑ
	UDMi sink current	IDM_SINK		25		175	μΑ
	DCD source current	IDP_SRC		7		13	μΑ
	Dedicated charging port resistor	RDCP_DAT	0 V < UDP/UDM voltage < 1.0 V			200	Ω
	Data detection voltage	VDAT_REF		0.25		0.4	V
	UDPi source voltage	V _{DP_SRC}	Output current 250 μA	0.5		0.7	٧
	UDMi source voltage	V _{DM_SRC}	Output current 250 μA	0.5		0.7	V

Remark i = 0, 1