



Welcome to [E-XFL.COM](#)


### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 9x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10kgcafb-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10kgcafb-v0</a>

**Figure 1-1. Part Number, Memory Size, and Package of RL78/G1C**

## (2) USB function: Function controller only (R5F10KBC)

&lt;R&gt;



**Note** IC: Internal Connection Pin Leave open.

**Caution** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1  $\mu$ F).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.

**2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

## 2. ELECTRICAL SPECIFICATIONS (A: T<sub>A</sub> = -40 to +85°C)

This chapter describes the electrical specifications for the products "A: Consumer applications (T<sub>A</sub> = -40 to +85°C)".

The target products

A: Consumer applications ; T<sub>A</sub> = -40 to +85°C

R5F10JBCANA, R5F10JBCAFP, R5F10JGCANA, R5F10JGCAFB,  
R5F10KBCANA, R5F10KBCAFP, R5F10KGCANA, R5F10KGCAFB

G: Industrial applications ; when using T<sub>A</sub> = -40 to +105°C specification products  
at T<sub>A</sub> = -40 to +85°C.

R5F10JBCGNA, R5F10JBCGFP, R5F10JGCGNA, R5F10JGCGFB,  
R5F10KBCGNA, R5F10KBCGFP, R5F10KGCGNA, R5F10KGCGFB

**Cautions** 1. The RL78 microcontrollers has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

2. The pins mounted depend on the product.

## 2.2 Oscillator Characteristics

### 2.2.1 X1, XT1 oscillator characteristics

(T<sub>A</sub> = -40 to +85°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (f <sub>X</sub> ) <sup>Note</sup>	Ceramic resonator/ crystal resonator	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1.0		20.0	MHz
		2.4 V ≤ V <sub>DD</sub> < 2.7 V	1.0		16.0	MHz
XT1 clock oscillation frequency (f <sub>XT</sub> ) <sup>Note</sup>	Crystal resonator		32	32.768	35	kHz

**Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

**Caution** Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

### 2.2.2 On-chip oscillator characteristics

(T<sub>A</sub> = -40 to +85°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency <sup>Notes 1, 2</sup>	f <sub>HOCO</sub>		1		48	MHz
High-speed on-chip oscillator clock frequency accuracy		-20 to +85 °C	-1.0		+1.0	%
		-40 to -20 °C	-1.5		+1.5	%
Low-speed on-chip oscillator clock frequency	f <sub>IL</sub>			15		kHz
Low-speed on-chip oscillator clock frequency accuracy			-15		+15	%

**Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

**2.** This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

## 2.2.3 PLL oscillator characteristics

(T<sub>A</sub> = -40 to +85°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
PLL input frequency <sup>Note</sup>	f <sub>PLLIN</sub>	High-speed system clock	6.00		16.00	MHz
PLL output frequency <sup>Note</sup>	f <sub>PLL</sub>			48.00		MHz
Lock up time		From PLL output enable to stabilization of the output frequency	40.00			μs
Interval time		From PLL stop to PLL re-operation setting Wait time	4.00			μs
Setting wait time		From after PLL input clock stabilization and PLL setting is fixed to start setting Wait time required	1.00			μs

**Note** Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

## 2.3 DC Characteristics

### 2.3.1 Pin characteristics

( $T_A = -40$  to  $+85^{\circ}\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	I <sub>OH1</sub>	Per pin for P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75, P120, P130, P140	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		-10.0 Note 2	mA
		Total of P00, P01, P40, P41, P120, P130, P140 (When duty $\leq 70\%$ <sup>Note 3</sup> )	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		-55.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		-10.0	mA
			$2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$		-5.0	mA
		Total of P14 to P17, P30, P31, P50, P51, P70 to P75 (When duty $\leq 70\%$ <sup>Note 3</sup> )	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		-80.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		-19.0	mA
			$2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$		-10.0	mA
		Total of all pins (When duty $\leq 70\%$ <sup>Note 3</sup> )	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		-135.0	mA
	I <sub>OH2</sub>	Per pin for P20 to P27	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		-0.1 <sup>Note 2</sup>	mA
		Total of all pins (When duty $\leq 70\%$ <sup>Note 3</sup> )	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		-1.5	mA

- Notes**
1. Value of current at which the device operation is guaranteed even if the current flows from the  $V_{DD}$  pin to an output pin.
  2. However, do not exceed the total current value.
  3. Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor  $> 70\%$  the duty ratio can be calculated with the following expression (when changing the duty ratio to  $n\%$ ).

- Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where  $n = 80\%$  and  $I_{OH} = -10.0\text{ mA}$

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7\text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Caution** P00, P01, P30, and P74 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +85°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	I <sub>OL1</sub>	Per pin for P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75, P120, P130, P140	2.4V ≤ V <sub>DD</sub> ≤ 5.5 V		20.0 <sup>Note 2</sup>	mA
		Per pin for P60 to P63	2.4V ≤ V <sub>DD</sub> ≤ 5.5 V		20.0 <sup>Note 2</sup>	mA
		Total of P00, P01, P40, P41, P120, P130, P140 (When duty ≤ 70% <sup>Note 3</sup> )	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V		70.0	mA
			2.7 V ≤ V <sub>DD</sub> < 4.0 V		15.0	mA
			2.4 V ≤ V <sub>DD</sub> < 2.7 V		9.0	mA
		Total of P14 to P17, P30, P31, P50, P51, P60 to P63, P70 to P75 (When duty ≤ 70% <sup>Note 3</sup> )	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V		80.0	mA
			2.7 V ≤ V <sub>DD</sub> < 4.0 V		35.0	mA
			2.4 V ≤ V <sub>DD</sub> < 2.7 V		20.0	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )	2.4V ≤ V <sub>DD</sub> ≤ 5.5 V		150.0	mA
	I <sub>OL2</sub>	Per pin for P20 to P27	2.4V ≤ V <sub>DD</sub> ≤ 5.5 V		0.4 <sup>Note 2</sup>	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )	2.4V ≤ V <sub>DD</sub> ≤ 5.5 V		5.0	mA

**Notes** 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the V<sub>SS</sub> pin.

2. However, do not exceed the total current value.

3. Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty ratio to n%).

- Total output current of pins = (I<sub>OL</sub> × 0.7)/(n × 0.01)

<Example> Where n = 80% and I<sub>OL</sub> = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \cong 8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(TA = -40 to +85°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	VOH1	P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75, P120, P130, P140	4.0 V ≤ VDD ≤ 5.5 V, IOH1 = -10.0 mA	VDD - 1.5		V
			4.0 V ≤ VDD ≤ 5.5 V, IOH1 = -3.0 mA	VDD - 0.7		V
			2.7 V ≤ VDD ≤ 5.5 V, IOH1 = -2.0 mA	VDD - 0.6		V
			2.4 V ≤ VDD ≤ 5.5 V, IOH1 = -1.5 mA	VDD - 0.5		V
	VOH2	P20 to P27	2.4 V ≤ VDD ≤ 5.5 V, IOH2 = -100 μA	VDD - 0.5		V
Output voltage, low	VOL1	P00, P01, P14 to P17, P30, P31, P40, P41, P50, P51, P70 to P75, P120, P130, P140	4.0 V ≤ VDD ≤ 5.5 V, IOL1 = 20.0 mA		1.3	V
			4.0 V ≤ VDD ≤ 5.5 V, IOL1 = 8.5 mA		0.7	V
			2.7 V ≤ VDD ≤ 5.5 V, IOL1 = 3.0 mA		0.6	V
			2.7 V ≤ VDD ≤ 5.5 V, IOL1 = 1.5 mA		0.4	V
			2.4 V ≤ VDD ≤ 5.5 V, IOL1 = 0.6 mA		0.4	V
	VOL2	P20 to P27	2.4 V ≤ VDD ≤ 5.5 V, IOL2 = 400 μA		0.4	V
	VOL3	P60 to P63	4.0 V ≤ VDD ≤ 5.5 V, IOL1 = 20.0 mA		2.0	V
			4.0 V ≤ VDD ≤ 5.5 V, IOL1 = 5.0 mA		0.4	V
			2.7 V ≤ VDD ≤ 5.5 V, IOL1 = 3.0 mA		0.4	V
			2.4 V ≤ VDD ≤ 5.5 V, IOL1 = 2.0 mA		0.4	V

**Caution** P00, P01, P30, and P74 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes**
1. Total current flowing into  $V_{DD}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ , or  $V_{SS}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. When high-speed on-chip oscillator and subsystem clock are stopped.
  3. When high-speed system clock and subsystem clock are stopped.
  4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  5. When Operating frequency setting of option byte = 48 MHz. When  $f_{HOCO}$  is divided by HOCODIV. When RDIV[1:0] = 00 (divided by 2: default).
  6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 

HS (high-speed main) mode:	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }24\text{ MHz}$
	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$




- Remarks**
1.  $f_{HOCO}$ : High-speed on-chip oscillator clock frequency (Max. 48 MHz)
  2.  $f_{IH}$ : Main system clock source frequency obtained by dividing the high-speed on-chip oscillator clock by 2, 4, or 8 (Max. 24 MHz)
  3.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  4.  $f_{PLL}$ : PLL oscillation frequency
  5.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  6.  $f_{CLK}$ : CPU/peripheral hardware clock frequency
  7. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}\text{C}$ .


(T<sub>A</sub> = -40 to +85°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

(2/2)


Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current Note 1	I <sub>DD2</sub> Note 2	HALT mode	HS (High-speed main) mode Note 9	f <sub>HOCO</sub> = 48 MHz	V <sub>DD</sub> = 5.0 V		0.67	1.25	mA	
				f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.67	1.25	mA	
				f <sub>HOCO</sub> = 24 MHz <sup>Note 7</sup>	V <sub>DD</sub> = 5.0 V		0.50	0.86	mA	
				f <sub>IH</sub> = 12 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.50	0.86	mA	
				f <sub>HOCO</sub> = 12 MHz <sup>Note 7</sup>	V <sub>DD</sub> = 5.0 V		0.41	0.67	mA	
				f <sub>IH</sub> = 6 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.41	0.67	mA	
				f <sub>HOCO</sub> = 6 MHz <sup>Note 7</sup>	V <sub>DD</sub> = 5.0 V		0.37	0.58	mA	
				f <sub>IH</sub> = 3 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.37	0.58	mA	
			HS (High-speed main) mode Note 9	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V	Square wave input		0.28	1.00	mA	
					Resonator connection		0.45	1.17	mA	
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		0.28	1.00	mA	
					Resonator connection		0.45	1.17	mA	
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V	Square wave input		0.19	0.60	mA	
					Resonator connection		0.26	0.67	mA	
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		0.19	0.60	mA	
					Resonator connection		0.26	0.67	mA	
			HS (High-speed main) mode (PLL operation) Note 9	f <sub>PLL</sub> = 48 MHz, f <sub>CLK</sub> = 24 MHz <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V		0.91	1.52	mA	
					V <sub>DD</sub> = 3.0 V		0.91	1.52	mA	
				f <sub>PLL</sub> = 48 MHz, f <sub>CLK</sub> = 12 MHz <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V		0.85	1.28	mA	
					V <sub>DD</sub> = 3.0 V		0.85	1.28	mA	
				f <sub>PLL</sub> = 48 MHz, f <sub>CLK</sub> = 6 MHz <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V		0.82	1.15	mA	
					V <sub>DD</sub> = 3.0 V		0.82	1.15	mA	
				Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> T <sub>A</sub> = −40°C	Square wave input		0.25	0.57	μA
						Resonator connection		0.44	0.76	μA
			f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> T <sub>A</sub> = +25°C		Square wave input		0.30	0.57	μA	
					Resonator connection		0.49	0.76	μA	
			f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> T <sub>A</sub> = +50°C		Square wave input		0.33	1.17	μA	
					Resonator connection		0.63	1.36	μA	
			f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> T <sub>A</sub> = +70°C		Square wave input		0.46	1.97	μA	
					Resonator connection		0.76	2.16	μA	
	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> T <sub>A</sub> = +85°C	Square wave input		0.97	3.37	μA				
		Resonator connection		1.16	3.56	μA				
	I <sub>DD3</sub> <sup>Note 6</sup>	STOP mode <sup>Note 8</sup>	T <sub>A</sub> = −40°C					0.18	0.50	μA
			T <sub>A</sub> = +25°C					0.23	0.50	μA
			T <sub>A</sub> = +50°C					0.26	1.10	μA
T <sub>A</sub> = +70°C					0.29	1.90	μA			
T <sub>A</sub> = +85°C					0.90	3.30	μA			

(Notes and Remarks are listed on the next page.)


**Minimum Instruction Execution Time during Main System Clock Operation****AC Timing Test Points****External System Clock Timing**

**CSI mode connection diagram (during communication at same potential)****CSI mode serial transfer timing (during communication at same potential)**

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (during communication at same potential)**

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- Remarks**
1. p: CSI number (p = 00, 01)
  2. m: Unit number, n: Channel number (mn = 00, 01)

**Caution** Select the TTL input buffer for the SIp pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance,  $C_b[\text{F}]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[\text{V}]$ : Communication line voltage
  2. p: CSI number ( $p = 00$ ), m: Unit number ( $m = 0$ ), n: Channel number ( $n = 0$ ), g: PIM and POM number ( $g = 3, 5$ )
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number ( $mn = 00$ ))
  4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)**  
(1/2)  
( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	$t_{KCY1}$	$t_{KCY1} \geq 4/f_{CLK}$ $4.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ , $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$ , $C_b = 30 \text{ pF}$ , $R_b = 1.4 \text{ k}\Omega$	300			ns
		$2.7 \text{ V} \leq V_{DD} < 4.0 \text{ V}$ , $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$ , $C_b = 30 \text{ pF}$ , $R_b = 2.7 \text{ k}\Omega$	500			ns
		$2.4 \text{ V} \leq V_{DD} < 3.3 \text{ V}$ , $2.4 \text{ V} \leq V_b \leq 2.0 \text{ V}$ , $C_b = 30 \text{ pF}$ , $R_b = 5.5 \text{ k}\Omega$	1150			ns
SCKp high-level width	$t_{KH1}$	$4.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ , $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$ , $C_b = 30 \text{ pF}$ , $R_b = 1.4 \text{ k}\Omega$	$t_{KCY1}/2 - 75$			ns
		$2.7 \text{ V} \leq V_{DD} < 4.0 \text{ V}$ , $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$ , $C_b = 30 \text{ pF}$ , $R_b = 2.7 \text{ k}\Omega$	$t_{KCY1}/2 - 170$			ns
		$2.4 \text{ V} \leq V_{DD} < 3.3 \text{ V}$ , $1.6 \text{ V} \leq V_b \leq 2.0 \text{ V}$ , $C_b = 30 \text{ pF}$ , $R_b = 5.5 \text{ k}\Omega$	$t_{KCY1}/2 - 458$			ns
SCKp low-level width	$t_{KL1}$	$4.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ , $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$ , $C_b = 30 \text{ pF}$ , $R_b = 1.4 \text{ k}\Omega$	$t_{KCY1}/2 - 12$			ns
		$2.7 \text{ V} \leq V_{DD} < 4.0 \text{ V}$ , $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$ , $C_b = 30 \text{ pF}$ , $R_b = 2.7 \text{ k}\Omega$	$t_{KCY1}/2 - 18$			ns
		$2.4 \text{ V} \leq V_{DD} < 3.3 \text{ V}$ , $1.6 \text{ V} \leq V_b \leq 2.0 \text{ V}$ , $C_b = 30 \text{ pF}$ , $R_b = 5.5 \text{ k}\Omega$	$t_{KCY1}/2 - 50$			ns

- Cautions**
1. Select the TTL input buffer for the SIp pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.
  2. Use it with  $V_{DD} \geq V_b$ .

(Remarks are listed two pages after the next page.)

## 2.5.2 Serial interface IICA

(1) I<sup>2</sup>C standard mode(T<sub>A</sub> = -40 to +85°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		Unit
				MIN.	MAX.	
SCLA0 clock frequency	f <sub>SCL</sub>	Standard mode: f <sub>CLK</sub> ≥ 1 MHz	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	100	kHz
			2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	100	kHz
Setup time of restart condition	t <sub>SU:STA</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.7		μs
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.7		μs
Hold time <sup>Note 1</sup>	t <sub>HD:STA</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.0		μs
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.0		μs
Hold time when SCLA0 = "L"	t <sub>LOW</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.7		μs
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.7		μs
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.0		μs
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.0		μs
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		250		μs
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		250		μs
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		0	3.45	μs
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		0	3.45	μs
Setup time of stop condition	t <sub>SU:STO</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.0		μs
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.0		μs
Bus-free time	t <sub>BUF</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.7		μs
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		4.7		μs

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the  $\overline{\text{ACK}}$  (acknowledge) timing.

**Caution** The values in the above table are applied even when bit 1 (PIOR1) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩ

## (4) BC option standard (Function)

(T<sub>A</sub> =  $-40$  to  $+85^\circ\text{C}$ ,  $4.35\text{ V} \leq \text{UV}_{\text{BUS}} \leq 5.25\text{ V}$ ,  $3.0\text{ V} \leq \text{UV}_{\text{DD}} \leq 3.6\text{ V}$ ,  $2.4\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = 0\text{ V}$ )

Parameter			Symbol	Conditions	MIN.	TYP.	MAX.	Unit
UDPi/UDMi input reference voltage (UV <sub>BUS</sub> divider ratio) • VDOUEi = 0 (i = 0))	VDSELi [3:0] (i = 0)	0000	V <sub>DDDET0</sub>		27	32	37	% UV <sub>BUS</sub>
		0001	V <sub>DDDET1</sub>		29	34	39	% UV <sub>BUS</sub>
		0010	V <sub>DDDET2</sub>		32	37	42	% UV <sub>BUS</sub>
		0011	V <sub>DDDET3</sub>		35	40	45	% UV <sub>BUS</sub>
		0100	V <sub>DDDET4</sub>		38	43	48	% UV <sub>BUS</sub>
		0101	V <sub>DDDET5</sub>		41	46	51	% UV <sub>BUS</sub>
		0110	V <sub>DDDET6</sub>		44	49	54	% UV <sub>BUS</sub>
		0111	V <sub>DDDET7</sub>		47	52	57	% UV <sub>BUS</sub>
		1000	V <sub>DDDET8</sub>		51	56	61	% UV <sub>BUS</sub>
		1001	V <sub>DDDET9</sub>		55	60	65	% UV <sub>BUS</sub>
		1010	V <sub>DDDET10</sub>		59	64	69	% UV <sub>BUS</sub>
		1011	V <sub>DDDET11</sub>		63	68	73	% UV <sub>BUS</sub>
		1100	V <sub>DDDET12</sub>		67	72	77	% UV <sub>BUS</sub>
		1101	V <sub>DDDET13</sub>		71	76	81	% UV <sub>BUS</sub>
		1110	V <sub>DDDET14</sub>		75	80	85	% UV <sub>BUS</sub>
		1111	V <sub>DDDET15</sub>		79	84	89	% UV <sub>BUS</sub>



(4) When Reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), Reference voltage (–) =  $AV_{REFM}/ANI1$  (ADREFM = 1), target pin : ANI0 to ANI7, ANI16, ANI17, ANI19

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , Reference voltage (+) =  $V_{BGR}$ <sup>Note 3</sup>, Reference voltage (–) =  $AV_{REFM}$ <sup>Note 4</sup> = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8			Bit
Conversion time	$t_{CONV}$	8-bit resolution	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	17		39	$\mu\text{s}$
Zero-scale error <sup>Notes 1, 2</sup>	EZS	8-bit resolution	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			$\pm 0.60$	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	8-bit resolution	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			$\pm 2.0$	LSB
Differential linearity error <sup>Note 1</sup>	DLE	8-bit resolution	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			$\pm 1.0$	LSB
Analog input voltage	$V_{AIN}$			0		$V_{BGR}$ <sup>Note 3</sup>	V

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

4. When reference voltage (–) =  $V_{SS}$ , the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

## 2.6.2 Temperature sensor/internal reference voltage characteristics

(TA =  $-40$  to  $+85^{\circ}\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	$V_{TMS25}$	Setting ADS register = 80H, $T_A = +25^{\circ}\text{C}$		1.05		V
Internal reference voltage	$V_{BGR}$	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	$F_{VTMS}$	Temperature sensor that depends on the temperature		-3.6		mV/ $^{\circ}\text{C}$
Operation stabilization wait time	$t_{AMP}$		5			$\mu\text{s}$

## 2.6.3 POR circuit characteristics

(TA =  $-40$  to  $+85^{\circ}\text{C}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	$V_{POR}$	Power supply rise time	1.47	1.51	1.55	V
	$V_{PDR}$	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width <sup>Note</sup>	$T_{PW}$		300			$\mu\text{s}$

**Note** Minimum time required for a POR reset when  $V_{DD}$  exceeds below  $V_{PDR}$ . This is also the minimum time required for a POR reset from when  $V_{DD}$  exceeds below  $0.7\text{ V}$  to when  $V_{DD}$  exceeds  $V_{POR}$  while STOP mode is entered or the main system clock ( $f_{MAIN}$ ) is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



## 3.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +6.5	V
REGC pin input voltage	V <sub>IREGC</sub>	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
UV <sub>DD</sub> pin input voltage	V <sub>IUVDD</sub>	UV <sub>DD</sub>	-0.3 to V <sub>DD</sub> +0.3	V
Input voltage	V <sub>I1</sub>	P00, P01, P14 to P17, P20 to P27, P30, P31, P40, P41, P50, P51, P70 to P75, P120 to P124, P137, P140, EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>I2</sub>	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	V <sub>I3</sub>	UDP0, UDM0, UDP1, UDM1	-0.3 to +6.5	V
	V <sub>I4</sub>	UV <sub>BUS</sub>	-0.3 to +6.5	V
Output voltage	V <sub>O1</sub>	P00, P01, P14 to P17, P20 to P27, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P75, P120, P130, P140	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>O2</sub>	UDP0, UDM0, UDP1, UDM1	-0.3 to +6.5	V
Analog input voltage	V <sub>AI1</sub>	ANI16, ANI17, ANI19	-0.3 to V <sub>DD</sub> +0.3 and -0.3 to AV <sub>REF</sub> (+) +0.3 Notes 2, 3	V
	V <sub>AI2</sub>	ANI0 to ANI7	-0.3 to V <sub>DD</sub> +0.3 and -0.3 to AV <sub>REF</sub> (+) +0.3 Notes 2, 3	V

- Notes 1.** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- 2.** Must be 6.5 V or lower.
- 3.** Do not exceed AV<sub>REF</sub>(+) + 0.3 V in case of A/D conversion target pin

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- 2.** AV<sub>REF</sub> (+) : The + side reference voltage of the A/D converter. This can be selected from AV<sub>REFP</sub>, the internal reference voltage (1.45 V), and V<sub>DD</sub>.
- 3.** V<sub>SS</sub> : Reference voltage

## 3.5.2 Serial interface IICA

(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode				Unit
			Standard Mode		Fast Mode		
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f <sub>SCL</sub>	Fast mode: f <sub>CLK</sub> ≥ 3.5 MHz	–	–	0	400	kHz
		Standard mode: f <sub>CLK</sub> ≥ 1 MHz	0	100	–	–	kHz
Setup time of restart condition	t <sub>SU:STA</sub>		4.7		0.6		μs
Hold time <sup>Note 1</sup>	t <sub>HD:STA</sub>		4.0		0.6		μs
Hold time when SCLA0 = “L”	t <sub>LOW</sub>		4.7		1.3		μs
Hold time when SCLA0 = “H”	t <sub>HIGH</sub>		4.0		0.6		μs
Data setup time (reception)	t <sub>SU:DAT</sub>		250		100		ns
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>		0	3.45	0	0.9	μs
Setup time of stop condition	t <sub>SU:STO</sub>		4.0		0.6		μs
Bus-free time	t <sub>BUF</sub>		4.7		1.3		μs


**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the  $\overline{\text{ACK}}$  (acknowledge) timing.

**Caution** The values in the above table are applied even when bit 1 (PIOR1) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩFast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing



## (3) BC option standard (Host)

(T<sub>A</sub> = -40 to +105°C, 4.75 V ≤ UV<sub>BUS</sub> ≤ 5.25 V, 3.0 V ≤ UV<sub>DD</sub> ≤ 3.6 V, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter			Symbol	Conditions	MIN.	TYP.	MAX.	Unit
UDPi output voltage (UV <sub>BUS</sub> divider ratio) • VDOUEi = 1	VDSELi [3:0] (i = 0, 1)	1000	V <sub>P20</sub>		38	40	42	% UV <sub>BUS</sub>
		1001	V <sub>P27</sub>		51.6	53.6	55.6	% UV <sub>BUS</sub>
		1010	V <sub>P20</sub>		38	40	42	% UV <sub>BUS</sub>
		1100	V <sub>P33</sub>		60	66	72	% UV <sub>BUS</sub>
UDMi output voltage (UV <sub>BUS</sub> divider ratio) • VDOUEi = 1	VDSELi [3:0] (i = 0, 1)	1000	V <sub>M20</sub>		38	40	42	% UV <sub>BUS</sub>
		1001	V <sub>M20</sub>		38	40	42	% UV <sub>BUS</sub>
		1010	V <sub>M27</sub>		51.6	53.6	55.6	% UV <sub>BUS</sub>
		1100	V <sub>M33</sub>		60	66	72	% UV <sub>BUS</sub>
UDPi comparing voltage <b>Note 1</b> (UV <sub>BUS</sub> divider ratio) • VDOUEi = 1 • CUSDETEi = 1	VDSELi [3:0] (i = 0, 1)	1000	V <sub>HDETP_UP0</sub>	The rise of pin voltage detection voltage	56.2			% UV <sub>BUS</sub>
			V <sub>HDETP_DWN0</sub>	The fall of pin voltage detection voltage			29.4	% UV <sub>BUS</sub>
		1001	V <sub>HDETP_UP1</sub>	The rise of pin voltage detection voltage	60.5			% UV <sub>BUS</sub>
			V <sub>HDETP_DWN1</sub>	The fall of pin voltage detection voltage			45.0	% UV <sub>BUS</sub>
		1010	V <sub>HDETP_UP2</sub>	The rise of pin voltage detection voltage	56.2			% UV <sub>BUS</sub>
			V <sub>HDETP_DWN2</sub>	The fall of pin voltage detection voltage			29.4	% UV <sub>BUS</sub>
UDMi comparing voltage <b>Note 1</b> (UV <sub>BUS</sub> divider ratio) • VDOUEi = 1 • CUSDETEi = 1	VDSELi [3:0] (i = 0, 1)	1000	V <sub>HDETM_UP0</sub>	The rise of pin voltage detection voltage	56.2			% UV <sub>BUS</sub>
			V <sub>HDETM_DWN0</sub>	The fall of pin voltage detection voltage			29.4	% UV <sub>BUS</sub>
		1001	V <sub>HDETM_UP1</sub>	The rise of pin voltage detection voltage	56.2			% UV <sub>BUS</sub>
			V <sub>HDETM_DWN1</sub>	The fall of pin voltage detection voltage			29.4	% UV <sub>BUS</sub>
		1010	V <sub>HDETM_UP2</sub>	The rise of pin voltage detection voltage	60.5			% UV <sub>BUS</sub>
			V <sub>HDETM_DWN2</sub>	The fall of pin voltage detection voltage			45.0	% UV <sub>BUS</sub>
UDPi pull-up detection <b>Note 2</b> Connect detection with the full speed function (pull-up resistor)		1000	R <sub>HDET_PULL</sub>	In full-speed mode, the power supply voltage range of pull-up resistors connected to the USB function module is between 3.0 V and 3.6 V.			1.575	kΩ
		1001						
		1010						
UDMi pull-up detection <b>Note 2</b> Connect detection with the low-speed (pull-up resistor)		1000	R <sub>HDET_PULL</sub>	In low-speed mode, the power supply voltage range of pull-up resistors connected to the USB function module is between 3.0 V and 3.6 V.			1.575	kΩ
		1001						
		1010						
UDMi sink current detection <b>Note 2</b> Connect detection with the BC1.2 portable device (sink resistor)		1000	I <sub>HDET_SINK</sub>		25			μA
		1001						
		1010						

**Notes 1.** If the voltage output from UDPi or UDMi (i = 0, 1) exceeds the range of the MAX and MIN values prescribed in this specification, DPCUSDETi (bit 8) and DMCUSDETi (bit 9) of the USBBCOPTi register are set to 1.

**2.** If the pull-up resistance or sink current prescribed in this specification is applied to UDPi or UDMi (i = 0, 1), DPCUSDETi (bit 8) and DMCUSDETi (bit 9) of the USBBCOPTi register are set to 1.

**Remark** i = 0, 1