

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	144MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, LINbus, MMC/SD, SPI, UART/USART, USB OTG, USIC
Peripherals	DMA, I²S, LED, POR, Touch-Sense, WDT
Number of I/O	155
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	276K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 32x12b; D/A 2x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	196-LFBGA
Supplier Device Package	PG-LFBGA-196-2
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4700e196f1536aaxqma1

General Device Information

2.2.1 Package Pin Summary

The following general scheme is used to describe each pin:

Table 9 Package Pin Mapping Description

Function	Package A	Package B	...	Pad Type	Notes
Name	N	Ax	...	A2	

The table is sorted by the “Function” column, starting with the regular Port pins (Px.y), followed by the dedicated pins (i.e. PORST) and supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The “Pad Type” indicates the employed pad type (A1, A1+, A2, special=special pad, In=input pad, AN/DIG_IN=analog and digital input, Power=power supply). Details about the pad properties are defined in the Electrical Parameters.

In the “Notes”, special information to the respective pin/function is given, i.e. deviations from the default configuration after reset. Per default the regular Port pins are configured as direct input with no internal pull device active.

Table 10 Package Pin Mapping

Function	LFBGA-196	LQFP-144	LQFP-100	Pad Type	Notes
P0.0	E4	2	2	A1+	
P0.1	E3	1	1	A1+	
P0.2	C3	144	100	A2	
P0.3	C4	143	99	A2	
P0.4	D5	142	98	A2	
P0.5	C5	141	97	A2	
P0.6	C6	140	96	A2	
P0.7	D7	128	89	A2	After a system reset, via HWSEL this pin selects the DB.TDI function.
P0.8	C8	127	88	A2	After a system reset, via HWSEL this pin selects the DB.TRST function, with a weak pull-down active.
P0.9	F4	4	4	A2	
P0.10	D4	3	3	A1+	

Table 12 Port I/O Functions (cont'd)

Function	Outputs						Inputs									
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input		
P1.5	CAN_N1_TXD	UOC0_DOUT0	CCU80_OUT23	CCU81_OUT10	UOC0_DOUT0		UOC0_HWIN0		UOC0_DXA0	CAN_ND_RXDA	ERU0_2A0	ERU1_0A0	CCU41_IN1C	DSD_DIN2B	ECAT0_P0_RXD1A	
P1.6	ECAT0_P0_TXD0	UOC0_SCLKOUT			SDMMC_DATA1_OUT	EBU_AD19	SDMMC_DATA1_IN	EBU_D10	DSD_DIN2A							
P1.7	ECAT0_P0_TDX1	UOC0_DOUT0	DSD_MCLK2	UIC1_SEL02	SDMMC_DATA2_OUT	EBU_AD11	SDMMC_DATA2_IN	EBU_D11		DSD_MCLK2A			DSD_MCLK0C			
P1.8	ECAT0_P0_TDX2	UOC0_SEL01	DSD_MCLK1	UIC1_SCLKOUT	SDMMC_DATA4_OUT	EBU_AD12	SDMMC_DATA4_IN	EBU_D12	CAN_N2_RXDA	DSD_MCLK1A		DSD_MCLK0D	DSD_MCLK2D	DSD_MCLK3D		
P1.9	UOC0_SCLKOUT	CAN_N2_TXD	DSD_MCLK0	UIC1_DOUT0	SDMMC_DATA5_OUT	EBU_AD13	SDMMC_DATA5_IN	EBU_D13		DSD_MCLK0A		DSD_MCLK1C	DSD_MCLK2C	DSD_MCLK3C	ECAT0_P0_RX_DVA	
P1.10	ETH0_MDC	UOC0_SCLKOUT	CCU81_OUT721	ECAT0_LED_ERR			SDMMC_SDOD					CCU41_IN2C			ECAT0_P0_RXD2A	
P1.11	ECAT0_LED_STATE_RUN	UOC0_SEL00	CCU81_OUT11	ECAT0_LED_RUN	ETH0_MDO		ETH0_MDIC					CCU41_IN3C			ECAT0_P0_RXD3A	
P1.12	ETH0_TX_EN	CAN_N1_TXD	CCU81_OUT01	ECAT0_P0_LINK_ACT	SDMMC_DATA6_OUT	EBU_AD16	SDMMC_DATA6_IN	EBU_D16								
P1.13	ETH0_TDX0	UOC1_SEL03	CCU81_OUT20	ECAT0_PHY_CLK25	SDMMC_DATA7_OUT	EBU_AD17	SDMMC_DATA7_IN	EBU_D17	CAN_N1_RXDC							
P1.14	ETH0_TDX1	UOC1_SEL02	CCU81_OUT10	ECAT0_SYNC0			EBU_AD18		UIC0_DXA0E							
P1.15	SCU_EXTCLK	DSD_MCLK2	CCU81_OUT00	UIC0_DOUT0		EBU_AD19		EBU_D19	DSD_MCLK2B		ERU1_1A0				ECAT0_P0_LINKB	
P2.0	CAN_N0_TXD	CCU81_OUT21	DSD_CGPPWMN	LEDTS0_COL1	ETH0_MDO	EBU_AD20	ETH0_MDIB	EBU_D20			ERU0_0B3		CCU40_IN1C			
P2.1	CAN_N5_TXD	CCU81_OUT11	DSD_CGPPWM	LEDTS0_COL0	DBTDO TRACEWS0	EBU_AD21		EBU_D21	ETH0_CLK_RMIIA			ERU1_0B0	CCU40_IN0C		ETH0_CLKRXA	
P2.2	VADC_EMUX00	CCU81_OUT01	CCU41_OUT3	LEDTS0_LINE0	LEDTS0_EXTENDED0	EBU_AD22	LEDTS0_TSINA	EBU_D22	ETH0_RXD0A	UOC1_DXA0	ERU0_1B2		CCU41_IN3A			
P2.3	VADC_EMUX01	UOC1_SEL00	CCU41_OUT2	LEDTS0_LINE1	LEDTS0_EXTENDED1	EBU_AD23	LEDTS0_TSIN1A	EBU_D23	ETH0_RXD1A	UOC1_RXD2A	ERU0_1A2	POSIF1_IN2A	CCU41_IN2A			
P2.4	VADC_EMUX02	UOC1_SCLKOUT	CCU41_OUT1	LEDTS0_LINE2	LEDTS0_EXTENDED2	EBU_AD24	LEDTS0_TSIN2A	EBU_D24	ETH0_RXERA	UOC1_RXD1A	ERU0_0B2	POSIF1_IN1A	CCU41_IN1A			
P2.5	ETH0_TX_EN	UOC1_CCU41_OUT0	LEDTS0_LINE3	LEDTS0_EXTENDED3	EBU_AD25	LEDTS0_TSIN2B	EBU_D25	ETH0_RXDVA	UOC1_RXD0B	ERU0_0A2	POSIF1_IN0A	CCU41_IN0A			ETH0_CRS_DVA	
P2.6	U2C0_SEL04	ERU1_PDOU73	CCU80_OUT13	LEDTS0_COL3	U2C0_DOUT3		U2C0_HWIN3		DSD_DIN1B	CAN_N5_RXDB	ERU0_1B3	CCU40_IN3C	ECAT0_P0_RX_ERRB			
P2.7	ETH0_MDC	CAN_N1_TXD	CCU80_OUT03	LEDTS0_COL2					DSD_DIN0B			ERU1_1B0	CCU40_IN3C			
P2.8	ETH0_TDX0	ERU1_PDOU71	CCU80_OUT32	LEDTS0_LINE4	LEDTS0_EXTENDED4	EBU_D26	LEDTS0_TSIN4A	EBU_D26	DAC_TRIGGER5				CCU40_IN0B	CCU40_IN2B	CCU40_IN3B	
P2.9	ETH0_TDX1	ERU1_PDOU72	CCU80_LINE5	LEDTS0_EXTENDED5	EBU_D27	LEDTS0_TSINSA	EBU_D27	DAC_TRIGGER4					CCU41_IN0B	CCU41_IN1B	CCU41_IN2B	CCU41_IN3B
P2.10	VADC_EMUX10	ERU1_PDOU70	ECAT0_PHY_RST	ECAT0_SYNC1	DB_ETM_TRACEDA_T3	EBU_D28		EBU_D28								
P2.11	ETH0_TXER	ECAT0_P1_TDX0	CCU80_OUT22		DB_ETM_TRACEDA_T2	EBU_D29		EBU_D29								

Table 12 Port I/O Functions (cont'd)

Function	Outputs						Inputs							
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input
P8.9			CCU81. OUT33						ECAT0. P1_RX_ERRC					
P8.10			CCU81. OUT21						ECAT0. P1_RX_CLKC					
P8.11			CCU81. OUT11						ECAT0. P1_RX_DVC					
P9.0	U2C0. SEL00			ECAT0. SYNC0					ECAT0. LATCH0B	U2C0. DX2C	ECAT0. P1_TX_CLKC			
P9.1	U2C0. SCLKOUT			ECAT0. SYNC1					ECAT0. LATCH1B	U2C0. DX1C	ECAT0. P0_TX_CLKC			
P9.2	U2C0. SEL01			ECAT0. PHY_RST					ETH0. COLC					
P9.3	U2C0. DOUT0			ECAT0. PHY_CLK25					ETH0. CRSC					
P9.4	ECAT0. LED_STATE_RU N			ECAT0. LED_RUN						U2C0. DX0E				
P9.5	U2C0. SEL02			ECAT0. LED_ERR					ETH0. RXD2C					
P9.6	U2C0. SEL03			ECAT0. MCLK					ETH0. RXD3C					
P9.7	U2C0. SEL04				ECAT0. MD0		ECAT0. MDIC		ETH0. RXERC					
P9.8				ECAT0. P0_LINK_ACT						U2C1. DX2C				
P9.9				ECAT0. P1_LINK_ACT						U2C1. DX1C				
P9.10	U2C1. DOUT0								ECAT0. P0_LINKC					
P9.11	U2C1. SEL03								ECAT0. P1_LINKC					
P14.0									VADC. G0CH0					
P14.1									VADC. G0CH1					
P14.2									VADC. G0CH2	VADC. G1CH2				
P14.3									VADC. G0CH3	VADC. G1CH3		CAN. N0_RXDB		
P14.4									VADC. G0CH4	VADC. G2CH0			CAN. N4_RXDB	ECAT0. LATCH1A
P14.5									VADC. G0CH5	VADC. G2CH1		POSIFO. IN2B		ECAT0. LATCH0A
P14.6									VADC. G0CH6			POSIFO. IN1B	G0ORC6	ECAT0. P1_RX_CLKB
P14.7									VADC. G0CH7			POSIFO. IN0B	G0ORC7	ECAT0. P1_RXD0B

Electrical Parameters
Table 15 PN-Junction Characterisitics for positive Overload

Pad Type	$I_{OV} = 5 \text{ mA}, T_J = -40 \text{ }^\circ\text{C}$	$I_{OV} = 5 \text{ mA}, T_J = 150 \text{ }^\circ\text{C}$
A1 / A1+	$V_{IN} = V_{DDP} + 1.0 \text{ V}$	$V_{IN} = V_{DDP} + 0.75 \text{ V}$
A2	$V_{IN} = V_{DDP} + 0.7 \text{ V}$	$V_{IN} = V_{DDP} + 0.6 \text{ V}$
AN/DIG_IN	$V_{IN} = V_{DDP} + 1.0 \text{ V}$	$V_{IN} = V_{DDP} + 0.75 \text{ V}$

Table 16 PN-Junction Characterisitics for negative Overload

Pad Type	$I_{OV} = 5 \text{ mA}, T_J = -40 \text{ }^\circ\text{C}$	$I_{OV} = 5 \text{ mA}, T_J = 150 \text{ }^\circ\text{C}$
A1 / A1+	$V_{IN} = V_{SS} - 1.0 \text{ V}$	$V_{IN} = V_{SS} - 0.75 \text{ V}$
A2	$V_{IN} = V_{SS} - 0.7 \text{ V}$	$V_{IN} = V_{SS} - 0.6 \text{ V}$
AN/DIG_IN	$V_{IN} = V_{DDP} - 1.0 \text{ V}$	$V_{IN} = V_{DDP} - 0.75 \text{ V}$

Table 17 Port Groups for Overload and Short-Circuit Current Sum Parameters

Group	Pins
1	P0.[15:0], P3.[15:0], P8.[11:0]
2	P14.[15:0], P15.[15:0]
3	P2.[15:0], P5.[11:0], P7[11:0]
4	P1.[15:0], P4.[7:0], P6.[6:0], P9.[11:0]

Electrical Parameters

3.2 DC Parameters

3.2.1 Input/Output Pins

The digital input stage of the shared analog/digital input pins is identical to the input stage of the standard digital input/output pins.

The Pull-up on the PORST pin is identical to the Pull-up on the standard digital input/output pins.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 20 Standard Pad Parameters

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Pin capacitance (digital inputs/outputs)	C_{IO} CC	–	10	pF	
Pull-down current	$ I_{PDL} $ SR	150	–	μA	¹⁾ $V_{IN} \geq 0.6 \times V_{DDP}$
		–	10	μA	²⁾ $V_{IN} \leq 0.36 \times V_{DDP}$
Pull-Up current	$ I_{PUH} $ SR	–	10	μA	²⁾ $V_{IN} \geq 0.6 \times V_{DDP}$
		100	–	μA	¹⁾ $V_{IN} \leq 0.36 \times V_{DDP}$
Input Hysteresis for pads of all A classes ³⁾	$HYSA$ CC	$0.1 \times V_{DDP}$	–	V	
PORST spike filter always blocked pulse duration	t_{SF1} CC	–	10	ns	
PORST spike filter pass-through pulse duration	t_{SF2} CC	100	–	ns	
PORST pull-down current	$ I_{PPD} $ CC	13	–	mA	$V_{IN} = 1.0 \text{ V}$

1) Current required to override the pull device with the opposite logic level ("force current").

With active pull device, at load currents between force and keep current the input state is undefined.

2) Load current at which the pull device still maintains the valid logic level ("keep current").

With active pull device, at load currents between force and keep current the input state is undefined.

3) Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It can not be guaranteed that it suppresses switching due to external system noise.

Electrical Parameters
Table 21 Standard Pads Class_A1

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Input leakage current	I_{OZA1} CC	-500	500	nA	$0 \text{ V} \leq V_{IN} \leq V_{DDP}$
Input high voltage	V_{IHA1} SR	$0.6 \times V_{DDP}$	$V_{DDP} + 0.3$	V	max. 3.6 V
Input low voltage	V_{ILA1} SR	-0.3	$0.36 \times V_{DDP}$	V	
Output high voltage, POD ¹⁾ = weak	V_{OHA1} CC	$V_{DDP} - 0.4$	–	V	$I_{OH} \geq -400 \mu\text{A}$
		2.4	–	V	$I_{OH} \geq -500 \mu\text{A}$
Output high voltage, POD ¹⁾ = medium	V_{OLA1} CC	$V_{DDP} - 0.4$	–	V	$I_{OH} \geq -1.4 \text{ mA}$
		2.4	–	V	$I_{OH} \geq -2 \text{ mA}$
Output low voltage	V_{OLA1} CC	–	0.4	V	$I_{OL} \leq 500 \mu\text{A};$ POD ¹⁾ = weak
		–	0.4	V	$I_{OL} \leq 2 \text{ mA};$ POD ¹⁾ = medium
Fall time	t_{FA1} CC	–	150	ns	$C_L = 20 \text{ pF};$ POD ¹⁾ = weak
		–	50	ns	$C_L = 50 \text{ pF};$ POD ¹⁾ = medium
Rise time	t_{RA1} CC	–	150	ns	$C_L = 20 \text{ pF};$ POD ¹⁾ = weak
		–	50	ns	$C_L = 50 \text{ pF};$ POD ¹⁾ = medium

1) POD = Pin Out Driver

Table 22 Standard Pads Class_A1+

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Input leakage current	I_{OZA1+} CC	-1	1	µA	$0 \text{ V} \leq V_{IN} \leq V_{DDP}$
Input high voltage	V_{IHA1+} SR	$0.6 \times V_{DDP}$	$V_{DDP} + 0.3$	V	max. 3.6 V
Input low voltage	V_{ILA1+} SR	-0.3	$0.36 \times V_{DDP}$	V	

Electrical Parameters
Table 22 Standard Pads Class_A1+

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Output high voltage, POD ¹⁾ = weak	V_{OHA1+} CC	$V_{DDP} - 0.4$	—	V	$I_{OH} \geq -400 \mu A$
		2.4	—	V	$I_{OH} \geq -500 \mu A$
		$V_{DDP} - 0.4$	—	V	$I_{OH} \geq -1.4 \text{ mA}$
		2.4	—	V	$I_{OH} \geq -2 \text{ mA}$
Output high voltage, POD ¹⁾ = medium	V_{OLA1+} CC	$V_{DDP} - 0.4$	—	V	$I_{OH} \geq -1.4 \text{ mA}$
		2.4	—	V	$I_{OH} \geq -2 \text{ mA}$
		$V_{DDP} - 0.4$	—	V	$I_{OH} \geq -1.4 \text{ mA}$
		2.4	—	V	$I_{OH} \geq -2 \text{ mA}$
Output low voltage	V_{OLA1+} CC	—	0.4	V	$I_{OL} \leq 500 \mu A;$ POD ¹⁾ = weak
		—	0.4	V	$I_{OL} \leq 2 \text{ mA};$ POD ¹⁾ = medium
		—	0.4	V	$I_{OL} \leq 2 \text{ mA};$ POD ¹⁾ = strong
		—	150	ns	$C_L = 20 \text{ pF};$ POD ¹⁾ = weak
Fall time	t_{FA1+} CC	—	50	ns	$C_L = 50 \text{ pF};$ POD ¹⁾ = medium
		—	28	ns	$C_L = 50 \text{ pF};$ POD ¹⁾ = strong; edge = slow
		—	16	ns	$C_L = 50 \text{ pF};$ POD ¹⁾ = strong; edge = soft;
		—	150	ns	$C_L = 20 \text{ pF};$ POD ¹⁾ = weak
Rise time	t_{RA1+} CC	—	50	ns	$C_L = 50 \text{ pF};$ POD ¹⁾ = medium
		—	28	ns	$C_L = 50 \text{ pF};$ POD ¹⁾ = strong; edge = slow
		—	16	ns	$C_L = 50 \text{ pF};$ POD ¹⁾ = strong; edge = soft
		—	150	ns	$C_L = 20 \text{ pF};$ POD ¹⁾ = weak

1) POD = Pin Out Driver

Electrical Parameters
Table 23 Standard Pads Class_A2

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Fall time	t_{FA2} CC	–	150	ns	$C_L = 20 \text{ pF}$; POD = weak
		–	50	ns	$C_L = 50 \text{ pF}$; POD = medium
		–	3.7	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = sharp
		–	7	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = medium
		–	16	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = soft
Rise time	t_{RA2} CC	–	150	ns	$C_L = 20 \text{ pF}$; POD = weak
		–	50	ns	$C_L = 50 \text{ pF}$; POD = medium
		–	3.7	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = sharp
		–	7.0	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = medium
		–	16	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = soft

Electrical Parameters

3.2.7 Oscillator Pins

Note: It is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimal parameters for the oscillator operation. Please refer to the limits specified by the crystal or ceramic resonator supplier.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

The oscillator pins can be operated with an external crystal (see [Figure 20](#)) or in direct input mode (see [Figure 21](#)).





Figure 20 Oscillator in Crystal Mode

Electrical Parameters


Figure 21 Oscillator in Direct Input Mode

Electrical Parameters

3.3.2 Power-Up and Supply Monitoring

$\overline{\text{PORST}}$ is always asserted when V_{DDP} and/or V_{DDC} violate the respective thresholds.

Note: These parameters are not subject to production test, but verified by design and/or characterization.




Figure 25 $\overline{\text{PORST}}$ Circuit

Table 37 Supply Monitoring Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Digital supply voltage reset threshold	$V_{\text{POR CC}}$	2.79 ¹⁾	–	3.05 ²⁾	V	³⁾
Core supply voltage reset threshold	$V_{\text{PV CC}}$	–	–	1.17	V	
V_{DDP} voltage to ensure defined pad states	$V_{\text{DDPPA CC}}$	–	1.0	–	V	
PORST rise time	$t_{\text{PR SR}}$	–	–	2	μs	⁴⁾
Startup time from power-on reset with code execution from Flash	$t_{\text{SSW CC}}$	–	2.5	3.5	ms	Time to the first user code instruction
V_{DDC} ramp up time	$t_{\text{VCR CC}}$	–	550	–	μs	Ramp up after power-on or after a reset triggered by a violation of V_{POR} or V_{PV}

1) Minimum threshold for reset assertion.

Electrical Parameters

3.3.6 JTAG Interface Timing

The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000.

Note: These parameters are not subject to production test, but verified by design and/or characterization.


Note: Operating conditions apply.

Table 42 JTAG Interface Timing Parameters


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
TCK clock period	t_1	SR	25	—	—	ns
TCK high time	t_2	SR	10	—	—	ns
TCK low time	t_3	SR	10	—	—	ns
TCK clock rise time	t_4	SR	—	—	4	ns
TCK clock fall time	t_5	SR	—	—	4	ns
TDI/TMS setup to TCK rising edge	t_6	SR	6	—	—	ns
TDI/TMS hold after TCK rising edge	t_7	SR	6	—	—	ns
TDO valid after TCK falling edge ¹⁾ (propagation delay)	t_8	CC	—	—	13	ns $C_L = 50 \text{ pF}$
			3	—	—	ns $C_L = 20 \text{ pF}$
TDO hold after TCK falling edge ¹⁾	t_{18}	CC	2	—	—	ns
TDO high imped. to valid from TCK falling edge ^{1,2)}	t_9	CC	—	—	14	ns $C_L = 50 \text{ pF}$
TDO valid to high imped. from TCK falling edge ¹⁾	t_{10}	CC	—	—	13.5	ns $C_L = 50 \text{ pF}$

1) The falling edge on TCK is used to generate the TDO timing.

2) The setup time for TDO is given implicitly by the TCK cycle time.

Electrical Parameters


JTAG_TCK.vsd

Figure 27 **Test Clock Timing (TCK)**


JTAG_IO.vsd

Figure 28 **JTAG Timing**

Electrical Parameters

Full-Speed Input Path (Read)




Figure 38 Full-Speed Input Path

Full-Speed Read Meeting Setup (Maximum Delay)

The following equations show how to calculate the allowed combined propagation delay range of the SD_CLK and SD_DAT/CMD signals on the PCB.

(5)


$$t_{CLK_DELAY} + t_{DATA_DELAY} + t_{TAP_DELAY} + t_{ODLY} + t_{ISU_F} < 0.5 \times t_{pp}$$

$$t_{CLK_DELAY} + t_{DATA_DELAY} < 0.5 \times t_{pp} - t_{ODLY} - t_{ISU_F} - t_{TAP_DELAY}$$

$$t_{CLK_DELAY} + t_{DATA_DELAY} < 20 - 14 - 2 - t_{TAP_DELAY}$$

$$t_{CLK_DELAY} + t_{DATA_DELAY} < 4 - t_{TAP_DELAY}$$

The data + clock delay can be up to 4 ns for a 40 ns clock cycle.

Electrical Parameters
High-Speed Input Path (Read)

Figure 40 High-Speed Input Path
High-Speed Read Meeting Setup (Maximum Delay)

The following equations show how to calculate the allowed combined propagation delay range of the SD_CLK and SD_DAT/CMD signals on the PCB.

(11)

$$t_{CLK_DELAY} + t_{DATA_DELAY} + t_{TAP_DELAY} + t_{ODLY} + t_{ISU_H} < t_{pp}$$

$$t_{CLK_DELAY} + t_{DATA_DELAY} < t_{pp} - t_{ODLY} - t_{ISU_H} - t_{TAP_DELAY}$$

$$t_{CLK_DELAY} + t_{DATA_DELAY} < 20 - 14 - 2 - t_{TAP_DELAY}$$

$$t_{CLK_DELAY} + t_{DATA_DELAY} < 4 - t_{TAP_DELAY}$$

The data + clock delay can be up to 4 ns for a 20 ns clock cycle.

Electrical Parameters

3.3.10.2 EBU Burst Mode Access Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating Conditions apply, with Class A2 pins and $C_L = 16 \text{ pF}$.

Table 59 EBU Burst Mode Read / Write Access Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Typ.	Max.			
Output delay from BFCLKO rising edge	t_{10}	CC	-2	–	2	ns	–
RD and RD/WR active/inactive after BFCLKO active edge ¹⁾	t_{12}	CC	-2	–	2	ns	–
CSx output delay from BFCLKO active edge ¹⁾	t_{21}	CC	-2.5	–	1.5	ns	–
ADV active/inactive after BFCLKO active edge ²⁾	t_{22}	CC	-2	–	2	ns	–
BAA active/inactive after BFCLKO active edge ²⁾	t_{22a}	CC	-2.5	–	1.5	ns	–
Data setup to BFCLKI rising edge ³⁾	t_{23}	SR	3	–	–	ns	–
Data hold from BFCLKI rising edge ³⁾	t_{24}	SR	0	–	–	ns	–
WAIT setup (low or high) to BFCLKI rising edge ³⁾	t_{25}	SR	3	–	–	ns	–
WAIT hold (low or high) from BFCLKI rising edge ³⁾	t_{26}	SR	0	–	–	ns	–

1) An active edge can be a rising or falling edge, depending on the settings of bits BFCON.EBSE / ECSE and the clock divider ratio.

Negative minimum values for these parameters mean that the last data read during a burst may be corrupted. However, with clock feedback enabled, this value is an oversampling not required for the internal bus transaction, and will be discarded.

2) This parameter is valid for BUSCONx.EBSE = 1 and BUSAPx.EXTCLK = 00_B.

For BUSCONx.EBSE = 1 and other values of BUSAPx.EXTCLK, ADV and BAA will be delayed by 1/2 of the internal bus clock period $T_{CPU} = 1 / f_{CPU}$.

For BUSCONx. EBSE = 0 and BUSAPx.EXTCLK = 11_B, add 2 internal bus clock periods.

For BUSCONx. EBSE = 0 and other values of BUSAPx.EXTCLK, add 1 internal bus clock period.

Electrical Parameters

- 3) If the clock feedback is not enabled, the input signals are latched using the internal clock in the same way as for asynchronous access. Thus, t_5 , t_6 , t_7 and t_8 from the asynchronous timing apply.






Figure 45 EBU Burst Mode Read / Write Access Timing

Electrical Parameters

Figure 48 EBU SDRAM Read Access Timing

Electrical Parameters

Figure 56 ECAT Management Signal Timing
3.3.13.3 MII Timing TX Characteristics
Table 68 ETH MII TX Signal Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
PHY_CLK25, TX_CLK period	t_{TX_CLK} SR	—	40	—	ns	
Delay between PHY clock source PHY_CLK25 and TX_CLK output of the PHY	t_{PHY_delay} SR	—	—	—	ns	PHY dependent

Electrical Parameters

3.3.13.4 MII Timing RX Characteristics

Table 69 ETH MII RX Signal Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
RX_CLK period	t_{RX_CLK} SR	—	40	—	ns	$C_L = 25 \text{ pF}$, IEEE802.3 requirement
RX_DV/RX_DV/RXD[3:0] valid before rising edge of RX_CLK	t_{RX_setup} SR	10	—	—	ns	
RX_DV/RX_DV/RXD[3:0] valid after rising edge of RX_CLK	t_{RX_hold} SR	10	—	—	ns	




Figure 58 MII RX characteristics