



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	144MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, LINbus, MMC/SD, SPI, UART/USART, USB OTG, USIC
Peripherals	DMA, I²S, LED, POR, Touch-Sense, WDT
Number of I/O	119
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	352K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 32x12b; D/A 2x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-144-24
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4700f144f2048aaxqma1

XMC4[78]00 Data Sheet**Revision History: V1.0 2016-01**

Previous Versions:

V0.7 2015-10 (preliminary)

Page	Subjects
8	Corrected EtherCAT features to 8 Fieldbus Memory Management Units (FMMU) and 8 Sync Manager.
46	Added footnote explaining minimum V_{BAT} requirements to start the hibernate domain and/or oscillation of a crystal on RTC_XTAL.
53	Added HIBIO characteristics.
58	Corrected DAC INL and gain error.
70	Changed frequency dependency of the current consumption.
73	Added peripheral idle current overview.
127ff	Updated package parameters and drawings.
132	Higher HBM and CDM ESD limits.

Trademarks

C166™, TriCore™, XMC™ and DAVE™ are trademarks of Infineon Technologies AG. ARM®, ARM Powered®, Cortex®, Thumb® and AMBA® are registered trademarks of ARM, Limited.

CoreSight™, ETM™, Embedded Trace Macrocell™ and Embedded Trace Buffer™ are trademarks of ARM, Limited.

Synopsys™ is a trademark of Synopsys, Inc.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Table of Contents

3.3.9.1	Delta-Sigma Demodulator Digital Interface Timing	87
3.3.9.2	Synchronous Serial Interface (USIC SSC) Timing	88
3.3.9.3	Inter-IC (IIC) Interface Timing	91
3.3.9.4	Inter-IC Sound (IIS) Interface Timing	93
3.3.9.5	SDMMC Interface Timing	95
3.3.10	EBU Timing	103
3.3.10.1	EBU Asynchronous Timing	103
3.3.10.2	EBU Burst Mode Access Timing	110
3.3.10.3	EBU Arbitration Signal Timing	112
3.3.10.4	EBU SDRAM Access Timing	113
3.3.11	USB Interface Characteristics	117
3.3.12	Ethernet Interface (ETH) Characteristics	118
3.3.12.1	ETH Measurement Reference Points	118
3.3.12.2	ETH Management Signal Parameters (ETH_MDC, ETH_MDIO) ..	119
3.3.12.3	ETH MII Parameters	120
3.3.12.4	ETH RMII Parameters	121
3.3.13	EtherCAT (ECAT) Characteristics	122
3.3.13.1	ECAT Measurement Reference Points	122
3.3.13.2	ETH Management Signal Parameters (MCLK, MDIO)	122
3.3.13.3	MII Timing TX Characteristics	123
3.3.13.4	MII Timing RX Characteristics	125
3.3.13.5	Sync/Latch Timings	126
4	Package and Reliability	127
4.1	Package Parameters	127
4.1.1	Thermal Considerations	127
4.2	Package Outlines	128
5	Quality Declarations	132

Summary of Features
Table 5 SRAM Memory Ranges

Total SRAM Size	Program SRAM	System Data SRAM	Communication Data SRAM
200 Kbytes	1FFE E000 _H – 1FFF FFFF _H	2000 0000 _H – 2001 FFFF _H	–
276 Kbytes	1FFE 8000 _H – 1FFF FFFF _H	2000 0000 _H – 2001 FFFF _H	2002 0000 _H – 2002 CFFF _H
352 Kbytes	1FFE 8000 _H – 1FFF FFFF _H	2000 0000 _H – 2001 FFFF _H	2002 0000 _H – 2003 FFFF _H

Table 6 ADC Channels¹⁾

Package	VADC G0	VADC G1	VADC G2	VADC G3
PG-LQFP-144	CH0..CH7	CH0..CH7	CH0..CH7	CH0..CH7
PG-LFBGA-196				
PG-LQFP-100	CH0..CH7	CH0..CH7	CH0..CH3	CH0..CH3

1) Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

1.5 Identification Registers

The identification registers allow software to identify the marking.

Table 7 XMC4700 Identification Registers

Register Name	Value	Marking
SCU_IDCHIP	0004 7001 _H	EES-AA, ES-AA, AA
JTAG IDCODE	101D F083 _H	EES-AA, ES-AA, AA

Table 8 XMC4800 Identification Registers

Register Name	Value	Marking
SCU_IDCHIP	0004 8001 _H	EES-AA, ES-AA, AA
JTAG IDCODE	101D F083 _H	EES-AA, ES-AA, AA

2 General Device Information

This section summarizes the logic symbols and package pin configurations with a detailed list of the functional I/O mapping.

2.1 Logic Symbols




Figure 2 XMC4[78]00 Logic Symbol PG-LQFP-144

General Device Information

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
A	VSS	P8.6	P8.8	P8.10	P8.9	P8.11	P8.1	P9.8	P9.7	P9.9	P9.5	P9.4	n.c.	VSS	A
B	n.c.	P8.3	P8.2	P8.7	P8.5	P8.4	P8.0	P9.10	P9.11	n.c.	P9.6	n.c.	VSS	n.c.	B
C	VSS	VDDC	P0.2	P0.3	P0.5	P0.6	P3.6	P0.8	P4.1	P1.8	VDDP	VSS	n.c.	n.c.	C
D	VDDP	P3.1	P3.2	P0.10	P0.4	P3.5	P0.7	P4.0	P1.6	P1.7	P1.9	VDDC	P9.3	P9.2	D
E	P3.0	P3.13	P0.1	P0.0	P0.13	P0.15	P4.4	P4.6	P4.7	P1.4	P1.2	P1.3	n.c.	P9.1	E
F	USB_D_M	P3.12	P3.11	P0.9	P0.12	P3.14	P3.15	P4.5	P1.0	P1.5	P1.11	P1.10	P9.0	P7.11	F
G	USB_D_P	VBUS	P3.8	P3.7	P0.11	P0.14	P3.4	P4.2	P1.1	P1.14	P1.12	P1.13	P7.9	P7.10	G
H	RTC_X_TAL1	RTC_X_TAL2	HIB_I_O_1	HIB_I_O_0	P3.9	P3.10	P3.3	P4.3	P6.1	P6.4	P6.5	P6.6	n.c.	P7.8	H
J	VBAT	P15.3	P15.5	P15.4	P15.6	P15.7	TMS	TCK	P6.3	P6.0	PORST	P1.15	n.c.	P7.7	J
K	P15.2	P14.15	P14.14	P14.13	P5.10	P5.8	P5.2	P5.1	P5.0	P6.2	XTAL1	XTAL2	n.c.	P7.6	K
L	P14.12	P14.7	P14.6	P14.3	P5.11	P2.15	P5.7	P5.5	P2.6	P5.3	P2.0	VSSO	P7.0	P7.5	L
M	P14.4	P14.5	P14.2	P15.15	P15.12	P5.9	P2.14	P5.6	P2.7	P5.4	P2.2	P2.1	P7.1	P7.3	M
N	VDDA	P14.1	P14.0	P15.14	P14.9	P15.9	P2.12	P2.10	P2.8	P2.4	P2.3	VDDP	P7.2	P7.4	N
P	VSSA	VAGND	VAREF	P15.13	P14.8	P15.8	P2.13	P2.11	P2.9	P2.5	VDDC	VSS	n.c.	VSS	P
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

XMC4[78]00 - (top view)

Figure 6 XMC4[78]00 PG-LFBGA-196 Pin Configuration (top view)

General Device Information
Table 10 Package Pin Mapping (cont'd)

Function	LFBGA-196	LQFP-144	LQFP-100	Pad Type	Notes
P5.3	L10	81	-	A2	
P5.4	M10	80	-	A2	
P5.5	L8	79	-	A2	
P5.6	M8	78	-	A2	
P5.7	L7	77	55	A1+	
P5.8	K6	58	-	A2	
P5.9	M6	57	-	A2	
P5.10	K5	56	-	A1+	
P5.11	L5	55	-	A1+	
P6.0	J10	101	-	A2	
P6.1	H9	100	-	A2	
P6.2	K10	99	-	A2	
P6.3	J9	98	-	A1+	
P6.4	H10	97	-	A2	
P6.5	H11	96	-	A2	
P6.6	H12	95	-	A2	
P7.0	L13	-	-	A2	
P7.1	M13	-	-	A2	
P7.2	N13	-	-	A2	
P7.3	M14	-	-	A2	
P7.4	N14	-	-	A1+	
P7.5	L14	-	-	A1+	
P7.6	K14	-	-	A1+	
P7.7	J14	-	-	A1+	
P7.8	H14	-	-	A2	
P7.9	G13	-	-	A1+	
P7.10	G14	-	-	A1+	
P7.11	F14	-	-	A1+	
P8.0	B7	-	-	A2	
P8.1	A7	-	-	A2	
P8.2	B3	-	-	A2	
P8.3	B2	-	-	A2	
P8.4	B6	-	-	A1+	

2.2.2.1 Port I/O Function Table

Table 12 Port I/O Functions

Function	Outputs						Inputs									
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input		
P0.0	ECAT0. PHY_RST	CAN. NO_TxD	CCU80. OUT21	LEDTS0. COL2			U1C1. DX0D	ETH0. CLK_RMIB	ERU0. 0B0					ETH0. CLK_RXB		
P0.1	USB. DRIVE_VBUS	U1C1. DOUT0	CCU80. OUT11	LEDTS0. COL3				ETH0. CRS_DVB	ERU0. 0A0				ECAT0. P1_RX_CLKA	ETH0. RXDVb		
P0.2	ECAT0. P1_TXD2	U1C1. SEL01	CCU80. OUT01		U1C0. DOUT3	EBU. AD0	U1C0. HWIN3	EBU. D0	ETH0. RXD0B		ERU0. 3B3					
P0.3	ECAT0. P1_TXD3		CCU80. OUT20		U1C0. DOUT2	EBU. AD1	U1C0. HWIN2	EBU. D1	ETH0. RXD1B		ERU1. 3B0					
P0.4	ETH0. TX_EN		CCU80. OUT10		U1C0. DOUT1	EBU. AD2	U1C0. HWIN1	EBU. D2		U1C0. DX0A	ERU0. 2B3			ECAT0. P1_RXDSA		
P0.5	ETH0. TXD0	U1C0. DOUT0	CCU80. OUT00		U1C0. DOUT0	EBU. AD3	U1C0. HWIN0	EBU. D3		U1C0. DX0B	ERU1. 3A0			ECAT0. P1_RXD2A		
P0.6	ETH0. TXD1	U1C0. SEL00	CCU80. OUT30			EBU. ADV			U1C0. DX2A	ERU0. 3B2		CCU80. IN2B		ECAT0. P1_RXD1A		
P0.7	WWDT. SERVICE_OUT	U0C0. SEL00	ECAT0. LED_ERR			EBU. AD6	DB. TDI	EBU. D6	U0C0. DX2B	DSD. DIN1A	ERU0. 2B1	CCU80. INDA	CCU80. IN1A	CCU80. IN2A	CCU80. IN3A	
P0.8	SCU. EXTCLK	U0C0. SCLKOUT	ECAT0. LED_RUN			EBU. AD7	REF. TRST	EBU. D7	U0C0. DX1B	DSD. DIN0A	ERU0. 2A1	CAN. N3_RXDA	CCU80. INHb			
P0.9		U1C1. SEL00	CCU80. OUT12	LEDTS0. COL0	ETH0. MDO	EBU. CS1	ETH0. MDIA	U1C1. DX2A	USB. ID	ERU0. 1B0				ECAT0. P1_RX_DVA		
P0.10	ETH0. MDC	U1C1. SCLKOUT	CCU80. OUT02	LEDTS0. COL1				U1C1. DX1A		ERU0. 1A0				ECAT0. P1_TX_CLKA		
P0.11	ECAT0. P1_LINK_ACT	U1C0. SCLKOUT	CCU80. OUT31	SDMMC. RST	EBU. BREQ	ECAT0. MDO	EBU. HLDA		ETH0. RXERB	U1C0. DX1A	ERU0. 3A2			ECAT0. P1_RXD0A		
P0.12		U1C1. SEL00	CCU40. OUT3	ECAT0. MDO		EBU. HLDA	ECAT0. MDIA	EBU. HLDA		U1C1. DX2B	ERU0. 2B2					
P0.13		U1C1. SEL02	CCU40. OUT2							U1C1. DX1B	ERU0. 2A2					
P0.14		U1C0. SEL01	CCU40. OUT1		U1C1. DOUT3		U1C1. HWIN3					CCU42. INSC				
P0.15		U1C0. SEL02	CCU40. OUT0		U1C1. DOUT2		U1C1. HWIN2					CCU42. INZC				
P1.0	DSD. CGPVMN	U0C0. SEL00	CCU40. OUT3	ERU1. PDOUT3				U0C0. DX2A		ERU0. 3B0		CCU40. IN3A		ECAT0. P0_TX_CLKA		
P1.1	DSD. CGPWMP	U0C0. SCLKOUT	CCU40. OUT2	ERU1. PDOUT2			SDMMC. SDWC		U0C0. DX1A	POSIF0. IN2A	ERU0. 3A0		CCU40. IN2A		ECAT0. P0_RX_CLKA	
P1.2	ECAT0. P0_TXD3		CCU40. OUT1	ERU1. PDOUT1	U0C0. DOUT3	EBU. AD14	U0C0. HWIN3	EBU. D14		POSIF0. IN1A	ERU1. 2B0	CCU40. IN1A				
P1.3	ECAT0. P0_TX_ENA	U0C0. MCLKOUT	CCU40. OUT0	ERU1. PDOUT0	U0C0. DOUT2	EBU. AD15	U0C0. HWIN2	EBU. D15		POSIF0. IN0A	ERU1. 2A0	CCU40. IN0A				
P1.4	WWDT. SERVICE_OUT	CAN. NO_TxD	CCU80. OUT33	CCU81. OUT20	U0C0. DOUT1		U0C0. HWIN1		U0C0. DX0B	CAN. N1_RXDD	ERU0. 2B0	CCU41. IN0C			ECAT0. P0_RXD0A	

Table 12 Port I/O Functions (cont'd)

Function	Outputs						Inputs								
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input	
P4.3	U2C1. SEL02	UOC0. SEL05	CCU43. OUT3	ECAT0. MCLK									CCU43. IN3A		
P4.4		UOC0. SEL04	CCU43. OUT2		U2C1. DOUT3		U2C1. HWIN3						CCU43. IN2A		
P4.5		UOC0. SEL03	CCU43. OUT1		U2C1. DOUT2		U2C1. HWIN2						CCU43. IN1A		
P4.6		UOC0. SEL02	CCU43. OUT0		U2C1. DOUT1		U2C1. HWIN1		CAN. N2_RXDC				U2C1. DX0E	CCU43. IN0A	
P4.7	U2C1. DOUT0	CAN. N2_TxD			U2C1. DOUT0		U2C1. HWIN0		UOC0. DX0C					CCU43. IN0C	
P5.0	U2C0. DOUT0	DSD. CGPVMN	CCU81. OUT33	ERU1. PDOUT0	U2C0. DOUT0		U2C0. HWIN0		U2C0. DX0B	ETH0. RXD0D	UOC0. DX0D	ECAT0. P0_RXD0B	CCU81. IN0A	CCU81. IN2A	CCU81. IN3A
P5.1	UOC0. DOUT0	DSD. CGPVMWP	CCU81. OUT32	ERU1. PDOUT1	U2C0. DOUT1		U2C0. HWIN1		U2C0. DX0A	ETH0. RXD1D		ECAT0. P0_RXD1B	CCU81. IN0B		
P5.2	U2C0. SCLKOUT	ECAT0. P0_LINK_ACT	CCU81. OUT23	ERU1. PDOUT2					U2C0. DX1A	ETH0. CRS_DVD		ECAT0. P0_RXD2B	CCU81. IN1B		ETH0. RXDVD
P5.3	U2C0. SEL00		CCU81. OUT22	ERU1. PDOUT3	EBU. CKE	EBU. A20			U2C0. DX2A	ETH0. RXERD			CCU81. IN2B		
P5.4	U2C0. SEL01		CCU81. OUT13		EBU. RAS	EBU. A21				ETH0. CRSD			CCU81. IN3B		ECAT0. P0_RX_CLKB
P5.5	U2C0. SEL02		CCU81. OUT12		EBU. CAS	EBU. A22				ETH0. COLD					ECAT0. P0_TX_CLKB
P5.6	U2C0. SEL03		CCU81. OUT03		EBU. BFCLK0	EBU. A23			EBU. BFCLK1						ECAT0. P0_RX_DVB
P5.7	ECAT0. SYNC0		CCU81. OUT02	LEDTS0. COLA	U2C0. DOUT2		U2C0. HWIN2					ECAT0. P0_RXD3B			
P5.8	ECAT0. P1_TX_ENA	U1C0. SCLKOUT	CCU80. OUT01	CAN. N4_TxD	EBU. SDCLKO	EBU. CS2				ETH0. RXD2A	U1C0. DX1B				
P5.9		U1C0. SEL00	CCU80. OUT20	ETH0. TX_EN	EBU. BFCLK0	EBU. CS3				ETH0. RXD3A	U1C0. DX2B				ECAT0. P1_TX_CLKB
P5.10		U1C0. MCLKOUT	CCU80. OUT10	LEDTS0. LINE7	LEDTS0. EXTENDED7		LEDTS0. TSINTA			ETH0. CLK_TXA		CAN. N5_RXDA			
P5.11		U1C0. SEL01	CCU80. OUT00	CAN. N5_TxD						ETH0. CRSA					
P6.0	ETH0. TXD2	UOC1. SEL01	CCU81. OUT31	ECAT0. PHY_CLK25	DB. ETM_TRACECLK	EBU. A16									
P6.1	ETH0. TXD3	UOC1. SEL00	CCU81. OUT30	ECAT0. P0_TX_ENA	DB. ETM_TRACECLKA	EBU. A17			UOC1. DX2C						
P6.2	ETH0. TXER	UOC1. SCLKOUT	CCU43. OUT3	ECAT0. P0_TxD0	DB. ETM_TRACECLKA	EBU. A18			UOC1. DX1C						
P6.3			CCU43. OUT2	ECAT0. P0_LINK_ACT					UOC1. DX0C	ETH0. RXD3B					
P6.4		UOC1. DOUT0	CCU43. OUT1	ECAT0. P0_TxD1	EBU. SDCLKO	EBU. A19			EBU. SDCLK1	ETH0. RXD2B					
P6.5	CAN. N3_TxD	UOC1. MCLKOUT	CCU43. OUT0	ECAT0. P0_TxD2	DB. ETM_TRACECLKA	EBU. BC2			DSO. DIN3A	ETH0. CLK_RMID		U2C0. DX0D			ETH0. CLKRXD

Electrical Parameters

3.1.2 Absolute Maximum Ratings

Stresses above the values listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 13 Absolute Maximum Rating Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Storage temperature	T_{ST} SR	-65	–	150	°C	–
Junction temperature	T_J SR	-40	–	150	°C	–
Voltage at 3.3 V power supply pins with respect to V_{SS}	V_{DDP} SR	–	–	4.3	V	–
Voltage on any Class A and dedicated input pin with respect to V_{SS}	V_{IN} SR	-1.0	–	$V_{DDP} + 1.0$ or max. 4.3	V	whichever is lower
Voltage on any analog input pin with respect to V_{AGND}	V_{AIN} V_{AREF} SR	-1.0	–	$V_{DDP} + 1.0$ or max. 4.3	V	whichever is lower
Input current on any pin during overload condition	I_{IN} SR	-10	–	+10	mA	
Absolute maximum sum of all input circuit currents for one port group during overload condition ¹⁾	ΣI_{IN} SR	-25	–	+25	mA	
Absolute maximum sum of all input circuit currents during overload condition	ΣI_{IN} SR	-100	–	+100	mA	

1) The port groups are defined in [Table 17](#).

Figure 10 explains the input voltage ranges of V_{IN} and V_{AIN} and its dependency to the supply level of V_{DDP} . The input voltage must not exceed 4.3 V, and it must not be more than 1.0 V above V_{DDP} . For the range up to $V_{DDP} + 1.0$ V also see the definition of the overload conditions in [Section 3.1.3](#).

Electrical Parameters




Figure 10 Absolute Maximum Input Voltage Ranges

3.1.3 Pin Reliability in Overload

When receiving signals from higher voltage devices, low-voltage devices experience overload currents and voltages that go beyond their own IO power supplies specification.

Table 14 defines overload conditions that will not cause any negative reliability impact if all the following conditions are met:

- full operation life-time is not exceeded
- **Operating Conditions** are met for
 - pad supply levels (V_{DDP} or V_{DDA})
 - temperature

If a pin current is outside of the **Operating Conditions** but within the overload conditions, then the parameters of this pin as stated in the Operating Conditions can no longer be guaranteed. Operation is still possible in most cases but with relaxed parameters.

Note: An overload condition on one or more pins does not require a reset.

Note: A series resistor at the pin to limit the current to the maximum permitted overload current is sufficient to handle failure situations like short to battery.

Electrical Parameters
Table 23 Standard Pads Class_A2

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Input Leakage current	I_{OZA2} CC	-6	6	μA	$0 \text{ V} \leq V_{IN} < 0.5 \cdot V_{DDP} - 1 \text{ V}; 0.5 \cdot V_{DDP} + 1 \text{ V} < V_{IN} \leq V_{DDP}$
		-3	3	μA	$0.5 \cdot V_{DDP} - 1 \text{ V} < V_{IN} < 0.5 \cdot V_{DDP} + 1 \text{ V}$
Input high voltage	V_{IHA2} SR	$0.6 \times V_{DDP}$	$V_{DDP} + 0.3$	V	max. 3.6 V
Input low voltage	V_{ILA2} SR	-0.3	$0.36 \times V_{DDP}$	V	
Output high voltage, POD = weak	V_{OHA2} CC	$V_{DDP} - 0.4$	–	V	$I_{OH} \geq -400 \mu\text{A}$
		2.4	–	V	$I_{OH} \geq -500 \mu\text{A}$
Output high voltage, POD = medium		$V_{DDP} - 0.4$	–	V	$I_{OH} \geq -1.4 \text{ mA}$
		2.4	–	V	$I_{OH} \geq -2 \text{ mA}$
Output high voltage, POD = strong		$V_{DDP} - 0.4$	–	V	$I_{OH} \geq -1.4 \text{ mA}$
		2.4	–	V	$I_{OH} \geq -2 \text{ mA}$
Output low voltage, POD = weak	V_{OLA2} CC	–	0.4	V	$I_{OL} \leq 500 \mu\text{A}$
Output low voltage, POD = medium		–	0.4	V	$I_{OL} \leq 2 \text{ mA}$
Output low voltage, POD = strong		–	0.4	V	$I_{OL} \leq 2 \text{ mA}$

Electrical Parameters
Table 24 HIB_IO Class_A1 special Pads

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Input leakage current	$I_{OZHIB\ CC}$	-500	500	nA	$0 \text{ V} \leq V_{IN} \leq V_{BAT}$
Input high voltage	$V_{IHHIB\ SR}$	$0.6 \times V_{BAT}$	$V_{BAT} + 0.3$	V	max. 3.6 V
Input low voltage	$V_{ILHIB\ SR}$	-0.3	$0.36 \times V_{BAT}$	V	
Input Hysteresis for HIB_IO pins ¹⁾	$HYSHIB\ CC$	$0.1 \times V_{BAT}$	—	V	$V_{BAT} \geq 3.13 \text{ V}$
		$0.06 \times V_{BAT}$	—	V	$V_{BAT} < 3.13 \text{ V}$
Output high voltage, POD ¹⁾ = medium	$V_{OHHIB\ CC}$	$V_{BAT} - 0.4$	—	V	$I_{OH} \geq -1.4 \text{ mA}$
Output low voltage	$V_{OLHIB\ CC}$	—	0.4	V	$I_{OL} \leq 2 \text{ mA}$
Fall time	$t_{FHIB\ CC}$	—	50	ns	$V_{BAT} \geq 3.13 \text{ V}$ $C_L = 50 \text{ pF}$
		—	100	ns	$V_{BAT} < 3.13 \text{ V}$ $C_L = 50 \text{ pF}$
Rise time	$t_{RHIB\ CC}$	—	50	ns	$V_{BAT} \geq 3.13 \text{ V}$ $C_L = 50 \text{ pF}$
		—	100	ns	$V_{BAT} < 3.13 \text{ V}$ $C_L = 50 \text{ pF}$

1) Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It can not be guaranteed that it suppresses switching due to external system noise.

Electrical Parameters




Figure 16 VADC Analog Input Leakage Current

Conversion Time

Table 26 Conversion Time (Operating Conditions apply)

Parameter	Symbol	Values	Unit	Note
Conversion time	t_C CC	$2 \times T_{ADC} + (2 + N + STC + PC + DM) \times T_{ADCI}$	μs	$N = 8, 10, 12$ for N-bit conversion $T_{ADC} = 1/f_{PERIPH}$ $T_{ADCI} = 1/f_{ADCI}$

- STC defines additional clock cycles to extend the sample time
- PC adds two cycles if post-calibration is enabled
- DM adds one cycle for an extended conversion time of the MSB

Conversion Time Examples

System assumptions:

$$f_{ADC} = 144 \text{ MHz i.e. } t_{ADC} = 6.9 \text{ ns, DIVA} = 3, f_{ADCI} = 36 \text{ MHz i.e. } t_{ADCI} = 27.8 \text{ ns}$$

According to the given formulas the following minimum conversion times can be achieved (STC = 0, DM = 0):

12-bit post-calibrated conversion (PC = 2):

$$t_{CN12C} = (2 + 12 + 2) \times t_{ADCI} + 2 \times t_{ADC} = 16 \times 27.8 \text{ ns} + 2 \times 6.9 \text{ ns} = 459 \text{ ns}$$

12-bit uncalibrated conversion:

$$t_{CN12} = (2 + 12) \times t_{ADCI} + 2 \times t_{ADC} = 14 \times 27.8 \text{ ns} + 2 \times 6.9 \text{ ns} = 403 \text{ ns}$$

10-bit uncalibrated conversion:

$$t_{CN10} = (2 + 10) \times t_{ADCI} + 2 \times t_{ADC} = 12 \times 27.8 \text{ ns} + 2 \times 6.9 \text{ ns} = 348 \text{ ns}$$

8-bit uncalibrated:

$$t_{CN8} = (2 + 8) \times t_{ADCI} + 2 \times t_{ADC} = 10 \times 27.8 \text{ ns} + 2 \times 6.9 \text{ ns} = 292 \text{ ns}$$

Electrical Parameters

3.2.5 Die Temperature Sensor

The Die Temperature Sensor (DTS) measures the junction temperature T_J .

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 29 Die Temperature Sensor Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Temperature sensor range	T_{SR} SR	-40	–	150	°C	
Linearity Error (to the below defined formula)	ΔT_{LE} CC	–	± 1	–	°C	per $\Delta T_J \leq 30$ °C
Offset Error	ΔT_{OE} CC	–	± 6	–	°C	$\Delta T_{OE} = T_J - T_{DTS}$ $V_{DDP} \leq 3.3$ V ¹⁾
Measurement time	t_M CC	–	–	100	μs	
Start-up time after reset inactive	t_{TSST} SR	–	–	10	μs	

1) At $V_{DDP_max} = 3.63$ V the typical offset error increases by an additional $\Delta T_{OE} = \pm 1$ °C.

The following formula calculates the temperature measured by the DTS in [°C] from the RESULT bit field of the DTSSSTAT register.

$$\text{Temperature } T_{DTS} = (\text{RESULT} - 605) / 2.05 \text{ [°C]}$$

This formula and the values defined in **Table 29** apply with the following calibration values:

- DTSCON.BGTRIM = 8_H
- DTSCON.REFTRIM = 4_H

Electrical Parameters
Table 32 OSC_XTAL Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input frequency	$f_{\text{OSC SR}}$	4	–	40	MHz	Direct Input Mode selected
		4	–	25	MHz	External Crystal Mode selected
Oscillator start-up time ¹⁾²⁾	$t_{\text{OSCS CC}}$	–	–	10	ms	
Input voltage at XTAL1	$V_{\text{IX SR}}$	-0.5	–	$V_{\text{DDP}} + 0.5$	V	
Input amplitude (peak-to-peak) at XTAL1 ²⁾³⁾	$V_{\text{PPX SR}}$	$0.4 \times V_{\text{DDP}}$	–	$V_{\text{DDP}} + 1.0$	V	
Input high voltage at XTAL1 ⁴⁾	$V_{\text{IHBX SR}}$	1.0	–	$V_{\text{DDP}} + 0.5$	V	
Input low voltage at XTAL1 ⁴⁾	$V_{\text{ILBX SR}}$	-0.5	–	0.4	V	
Input leakage current at XTAL1	$I_{\text{ILX1 CC}}$	-100	–	100	nA	Oscillator power down $0 \text{ V} \leq V_{\text{IX}} \leq V_{\text{DDP}}$

- 1) t_{OSCS} is defined from the moment the oscillator is enabled with SCU_OSCHPCTRL.MODE until the oscillations reach an amplitude at XTAL1 of $0.4 * V_{\text{DDP}}$.
- 2) The external oscillator circuitry must be optimized by the customer and checked for negative resistance and amplitude as recommended and specified by crystal suppliers.
- 3) If the shaper unit is enabled and not bypassed.
- 4) If the shaper unit is bypassed, dedicated DC-thresholds have to be met.

3.3.9 Peripheral Timing

3.3.9.1 Delta-Sigma Demodulator Digital Interface Timing

The following parameters are applicable for the digital interface of the Delta-Sigma Demodulator (DSD).



The data timing is relative to the active clock edge. Depending on the operation mode of the connected modulator that can be the rising and falling clock edge.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 45 DSD Interface Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MCLK period in master mode	t_1 CC	33.3	—	—	ns	$t_1 \geq 4 \times t_{\text{PERIPH}}^{1)}$
MCLK high time in master mode	t_2 CC	9	—	—	ns	$t_2 > t_{\text{PERIPH}}^{1)}$
MCLK low time in master mode	t_3 CC	9	—	—	ns	$t_3 > t_{\text{PERIPH}}^{1)}$
MCLK period in slave mode	t_1 SR	33.3	—	—	ns	$t_1 \geq 4 \times t_{\text{PERIPH}}^{1)}$
MCLK high time in slave mode	t_2 SR	t_{PERIPH}	—	—	ns	¹⁾
MCLK low time in slave mode	t_3 SR	t_{PERIPH}	—	—	ns	¹⁾
DIN input setup time to the active clock edge	t_4 SR	$t_{\text{PERIPH}} + 4$	—	—	ns	¹⁾
DIN input hold time from the active clock edge	t_5 SR	$t_{\text{PERIPH}} + 3$	—	—	ns	¹⁾

1) $t_{\text{PERIPH}} = 1 / f_{\text{PERIPH}}$

Electrical Parameters
Master Mode Timing

Slave Mode Timing


Transmit Edge: with this clock edge transmit data is shifted to transmit data output
 Receive Edge: with this clock edge receive data at receive data input is latched
 Drawn for BRGH.SCLKCFG = 00_B. Also valid for SCLKCFG = 01_B with inverted SCLKOUT signal

USIC_SSC_TMGX.VSD

Figure 33 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.

Electrical Parameters

3.3.10.3 EBU Arbitration Signal Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating Conditions apply.

Table 60 EBU Arbitration Signal Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Output delay from BFCLKO rising edge	t_1	CC	—	—	16	ns
Data setup to BFCLKO falling edge	t_2	SR	11	—	—	ns
Data hold from BFCLKO falling edge	t_3	SR	2	—	—	ns




Figure 46 EBU Arbitration Signal Timing

Electrical Parameters

3.3.12.4 ETH RMII Parameters

In the following, the parameters of the RMII (Reduced Media Independent Interface) are described.

Table 66 ETH RMII Signal Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
ETH_RMII_REF_CL clock period	t_{13}	SR	20	—	—	ns $C_L = 25 \text{ pF}; 50 \text{ ppm}$
ETH_RMII_REF_CL clock high time	t_{14}	SR	7	—	13	ns $C_L = 25 \text{ pF}$
ETH_RMII_REF_CL clock low time	t_{15}	SR	7	—	13	ns
ETH_RMII_RXD[1:0], ETH_RMII_CRS setup time	t_{16}	SR	4	—	—	ns
ETH_RMII_RXD[1:0], ETH_RMII_CRS hold time	t_{17}	SR	2	—	—	ns
ETH_RMII_TXD[1:0], ETH_RMII_TXEN data valid	t_{18}	CC	4	—	15	ns




Figure 54 ETH RMII Signal Timing




Figure 60 PG-LQFP-144-24 (Plastic Green Low Profile Quad Flat Package)