

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	144MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, LINbus, MMC/SD, SPI, UART/USART, USB OTG, USIC
Peripherals	DMA, I <sup>2</sup> S, LED, POR, Touch-Sense, WDT
Number of I/O	119
Program Memory Size	2MB (2M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	352K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 32x12b; D/A 2x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-144-24
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4700f144k2048aaxqma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2016-01 Published by Infineon Technologies AG 81726 Munich, Germany © 2016 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



#### XMC4[78]00 Data Sheet

#### Revision History: V1.0 2016-01

Previous Versions: V0.7 2015-10 (preliminary)

Page	Subjects
8	Corrected EtherCAT features to 8 Fieldbus Memory Management Units (FMMU) and 8 Sync Manager.
46	Added footnote explaining minimum $V_{\text{BAT}}$ requirements to start the hibernate domain and/or oscillation of a crystal on RTC_XTAL.
53	Added HIBIO characteristics.
58	Corrected DAC INL and gain error.
70	Changed frequency dependency of the current consumption.
73	Added peripheral idle current overview.
127ff	Updated package parameters and drawings.
132	Higher HBM and CDM ESD limits.

### Trademarks

C166<sup>™</sup>, TriCore<sup>™</sup>, XMC<sup>™</sup> and DAVE<sup>™</sup> are trademarks of Infineon Technologies AG.

ARM<sup>®</sup>, ARM Powered<sup>®</sup>, Cortex<sup>®</sup>, Thumb<sup>®</sup> and AMBA<sup>®</sup> are registered trademarks of ARM, Limited.

CoreSight<sup>™</sup>, ETM<sup>™</sup>, Embedded Trace Macrocell<sup>™</sup> and Embedded Trace Buffer<sup>™</sup> are trademarks of ARM, Limited.

Synopsys<sup>™</sup> is a trademark of Synopsys, Inc.

#### We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: mcdocu.comments@infineon.com





#### About this Document

# About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC4[78]00 series devices.

The document describes the characteristics of a superset of the XMC4[78]00 series devices. For simplicity, the various device types are referred to by the collective term XMC4[78]00 throughout this manual.

### XMC4000 Family User Documentation

The set of user documentation includes:

- Reference Manual
  - decribes the functionality of the superset of devices.
- Data Sheets
  - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
  - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

# Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by Users Guides and Application Notes.

Please refer to http://www.infineon.com/xmc4000 to get access to the latest versions of those documents.



#### Summary of Features

### **On-Chip Memories**

- 16 KB on-chip boot ROM
- 96 KB on-chip high-speed program memory
- 128 KB on-chip high speed data memory
- 128 KB on-chip high-speed communication memory
- 2,048 KB on-chip Flash Memory with 8 KB instruction cache

#### **Communication Peripherals**

- Ethernet MAC module capable of 10/100 Mbit/s transfer rates
- EtherCATSlave interface (ECAT) capable of 100 Mbit/s transfer rates with 2 MII ports, 8 Fieldbus Memory Management Units (FMMU), 8 Sync Manager, 64 bit distributed clocks
- Universal Serial Bus, USB 2.0 host, Full-Speed OTG, with integrated PHY
- Controller Area Network interface (MultiCAN), Full-CAN/Basic-CAN with 6 nodes, 256 message objects (MO), data rate up to 1 MBaud
- Six Universal Serial Interface Channels (USIC), providing 6 serial channels, usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- LED and Touch-Sense Controller (LEDTS) for Human-Machine interface
- SD and Multi-Media Card interface (SDMMC) for data storage memory cards
- External Bus Interface Unit (EBU) enabling communication with external memories and off-chip peripherals

### **Analog Frontend Peripherals**

- Four Analog-Digital Converters (VADC) of 12-bit resolution, 8 channels each, with input out-of-range comparators
- Delta Sigma Demodulator with four channels, digital input stage for A/D signal conversion
- Digital-Analog Converter (DAC) with two channels of 12-bit resolution

#### **Industrial Control Peripherals**

- Two Capture/Compare Units 8 (CCU8) for motor control and power conversion
- · Four Capture/Compare Units 4 (CCU4) for use as general purpose timers
- Two Position Interfaces (POSIF) for servo motor positioning
- Window Watchdog Timer (WDT) for safety sensitive applications
- Die Temperature Sensor (DTS)
- · Real Time Clock module with alarm support
- System Control Unit (SCU) for system configuration and control

#### Input/Output Lines

- Programmable port driver control module (PORTS)
- Individual bit addressability



Condition	s apply)						
Parameter	Symbol		Values	5	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Input low voltage	$V_{\rm IL}$ SR	-	-	0.8	V		
Input high voltage (driven)	V <sub>IH</sub> SR	2.0	-	-	V		
Input high voltage (floating) <sup>1)</sup>	V <sub>IHZ</sub> SR	2.7	-	3.6	V		
Differential input sensitivity	V <sub>DIS</sub> CC	0.2	-	-	V		
Differential common mode range	V <sub>CM</sub> CC	0.8	-	2.5	V		
Output low voltage	V <sub>OL</sub> CC	0.0	-	0.3	V	1.5 kOhm pull- up to 3.6 V	
Output high voltage	V <sub>OH</sub> CC	2.8	-	3.6	V	15 kOhm pull- down to 0 V	
DP pull-up resistor (idle bus)	R <sub>PUI</sub> CC	900	-	1 575	Ohm		
DP pull-up resistor (upstream port receiving)	R <sub>PUA</sub> CC	1 425	-	3 090	Ohm		
DP, DM pull-down resistor	R <sub>PD</sub> CC	14.25	-	24.8	kOhm		
Input impedance DP, DM	Z <sub>INP</sub> CC	300	-	-	kOhm	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{DDP}}$	
Driver output resistance DP, DM	Z <sub>DRV</sub> CC	28	-	44	Ohm		

# Table 31 USB OTG Data Line (USB\_DP, USB\_DM) Parameters (Operating Conditions apply)

 Measured at A-connector with 1.5 kOhm ± 5% to 3.3 V ± 0.3 V connected to USB\_DP or USB\_DM and at Bconnector with 15 kOhm ± 5% to ground connected to USB\_DP and USB\_DM.






Figure 21 Oscillator in Direct Input Mode



## 3.2.8 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

If not stated otherwise, the operating conditions for the parameters in the following table are:

 $V_{\rm DDP}$  = 3.3 V,  $T_{\rm A}$  = 25 °C

Parameter	Symbol		Values			Unit	Note /			
			Min.	Тур.	Max.		Test Condition			
Active supply current <sup>1)11)</sup>	$I_{\rm DDPA}$	CC	-	135	-	mA	144 / 144 / 144			
Peripherals enabled			-	125	-		144 / 72 / 72			
Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz			-	97	-		72 / 72 / 144			
JCPU, JPERIPH, JCCU			-	80	-		24 / 24 / 24			
			-	68	-		1/1/1			
Active supply current	$I_{\rm DDPA}$	CC	-	108	-	mA	144 / 144 / 144			
Code execution from RAM Flash in Sleep mode			-	98	-		144 / 72 / 72			
Active supply current <sup>2)</sup>	I <sub>DDPA</sub>	CC	-	86	-	mA	144 / 144 / 144			
Peripherals disabled							-	- 85 -	-	
Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz			-	70	-		72 / 72 / 144			
JCPU, JPERIPH, JCCU			_	55	-	-	24 / 24 / 24			
			-	50	-		1/1/1			
Sleep supply current <sup>3)</sup>	$I_{\rm DDPS}$	CC	-	127	-	mA	144 / 144 / 144			
Peripherals enabled			- 1	115	-		144 / 72 / 72			
Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz			_	93	-		72 / 72 / 144			
JUPU JPEKIPH JUUU III I			-	57	-	1	24 / 24 / 24			
			-	47	-	1	1/1/1			
$f_{\rm CPU}/f_{\rm PERIPH}/f_{\rm CCU}$ in kHz	1		-	48	-	1	100 / 100 / 100			

### Table 34 Power Supply Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.



#### Table 38 Power Sequencing Parameters

Parameter	Symbol		Value	s	Unit	Note /	
		Min. Typ.		Max.		Test Condition	
Positive Load Step Current	$\Delta I_{PLS}SR$	-	-	50	mA	Load increase on $V_{\text{DDP}}$ $\Delta t \le 10 \text{ ns}$	
Negative Load Step Current	$\Delta I_{\rm NLS}{\rm SR}$	-	-	150	mA	Load decrease on $V_{\text{DDP}}$ $\Delta t \le 10 \text{ ns}$	
V <sub>DDC</sub> Voltage Over- / Undershoot from Load Step	$\Delta V_{\rm LS}$ CC	-	_	±100	mV	For maximum positive or negative load step	
Positive Load Step Settling Time	t <sub>PLSS</sub> SR	50	-	-	μS		
Negative Load Step Settling Time	t <sub>NLSS</sub> SR	100	-	-	μS		
External Buffer Capacitor on $V_{\rm DDC}$	C <sub>EXT</sub> SR	-	10	-	μF	In addition C = 100  nF capacitor on each $V_{\text{DDC}}$ pin	

#### **Positive Load Step Examples**

System assumptions:

 $f_{CPU} = f_{SYS}$ , target frequency  $f_{CPU} = 144$  MHz, main PLL  $f_{VCO} = 288$  MHz, stepping done by K2 divider,  $t_{PLSS}$  between individual steps:

24 MHz - 48 MHz - 72 MHz - 96 MHz - 144 MHz (K2 steps 12 - 6 - 4 - 3 - 2) 24 MHz - 48 MHz - 96 MHz - 144 MHz (K2 steps 12 - 6 - 3 - 2) 24 MHz - 72 MHz - 144 MHz (K2 steps 12 - 4 - 2)






Figure 32 DSD Data Timing

## 3.3.9.2 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol		Value	S	Unit	Note /
		Min.	Тур.	Max.		Test Condition
SCLKOUT master clock period	t <sub>CLK</sub> CC	33.3	-	-	ns	
Slave select output SELO active to first SCLKOUT transmit edge	t <sub>1</sub> CC	t <sub>PB</sub> - 6.5 <sup>1)</sup>	-	_	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	t <sub>2</sub> CC	t <sub>PB</sub> - 8.5 <sup>1)</sup>	-	_	ns	
Data output DOUT[3:0] valid time	t <sub>3</sub> CC	-6	-	8	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t <sub>4</sub> SR	23	-	_	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	t <sub>5</sub> SR	1	_	_	ns	

## Table 46 USIC SSC Master Mode Timing

1)  $t_{PB} = 1 / f_{PB}$ 



## 3.3.9.3 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol	I Values		S	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	-	-	1000	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	250	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}{\rm SR}$	-	-	400	pF	

## Table 48 USIC IIC Standard Mode Timing<sup>1)</sup>

 Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.




## Table 49 USIC IIC Fast Mode Timing<sup>1)</sup>

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	100	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}{\rm SR}$	-	-	400	pF	

 Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

2) C<sub>b</sub> refers to the total capacitance of one bus line in pF.





## Figure 34 USIC IIC Stand and Fast Mode Timing

## 3.3.9.4 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol		Values	5	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t <sub>1</sub> CC	33.3	_	-	ns	
Clock high time	t <sub>2</sub> CC	0.35 x	-	_	ns	
		t <sub>1min</sub>				
Clock low time	t <sub>3</sub> CC	0.35 x	_	-	ns	
		t <sub>1min</sub>				
Hold time	t <sub>4</sub> CC	0	-	-	ns	
Clock rise time	t <sub>5</sub> CC	_	-	0.15 x	ns	
				t <sub>1min</sub>		

93

#### Table 50 USIC IIS Master Transmitter Timing



## Full-Speed Read Meeting Hold (Minimum Delay)

The following equations show how to calculate the allowed combined propagation delay range of the SD\_CLK and SD\_DAT/CMD signals on the PCB.

(6)

 $t_{CLK\_DELAY} + t_{OH} + t_{DATA\_DELAY} + t_{TAP\_DELAY} > t_{IH\_F}$ 

 $t_{\mathrm{CLK\_DELAY}} + t_{\mathrm{DATA\_DELAY}} > t_{\mathrm{IH\_F}} - t_{\mathrm{OH}} - t_{\mathrm{TAP\_DELAY}}$ 

 $t_{\text{CLK\_DELAY}} + t_{\text{DATA\_DELAY}} > 2 - t_{\text{TAP\_DELAY}}$ 

The data + clock delay must be greater than 2 ns if  $t_{TAP DELAY}$  is not used.

If the  $t_{TAP\_DELAY}$  is programmed to at least 2 ns, the data + clock delay must be greater than 0 ns (or less). This is always fulfilled.

#### AC Timing Specifications (High-Speed Mode)

Parameter	Symbol		Values		Unit	Note/ Test
				Max.		Condition
Clock frequency in high speed transfer mode $(1/t_{pp})$	$f_{\rm pp}$	СС	0	48	MHz	
Clock cycle in high speed transfer mode	t <sub>pp</sub>	СС	20	-	ns	
Clock low time	t <sub>WL</sub>	CC	7	-	ns	
Clock high time	t <sub>WH</sub>	СС	7	_	ns	
Clock rise time	t <sub>TLH</sub>	СС	-	3	ns	
Clock fall time	t <sub>THL</sub>	CC	-	3	ns	
Inputs setup to clock rising edge	t <sub>ISU_H</sub>	SR	2	_	ns	
Inputs hold after clock rising edge	t <sub>IH_H</sub>	SR	2	_	ns	
Outputs valid time in high speed mode	t <sub>ODLY_</sub> H	<sup>1</sup> CC	-	14	ns	
Outputs hold time in high speed mode	t <sub>OH_H</sub>	CC	2	-	ns	

### Table 54 SDMMC Timing for High-Speed Mode



No clock delay:		
		(7)
	$t_{ODLY\_H} + t_{DATA\_DELAY} + t_{TAP\_DELAY} + t_{ISU} < t_{WL}$	
With clock delay:		
	$t_{ODLY H} + t_{DATA DELAY} + t_{TAP DELAY} + t_{ISU} < t_{WL} + t_{CLK DELAY}$	(8)
	CODLY_H + *DATA_DELAY + *TAP_DELAY + *ISU > *WL + *CLK_DELAY	
		(9)
	$t_{DATA\_DELAY} + t_{TAP\_DELAY} - t_{CLK\_DELAY} < t_{WL} - t_{ISU} - t_{ODLY\_H}$	
	$t_{\text{DATA}\_\text{DELAY}} - t_{\text{CLK}\_\text{DELAY}} < t_{\text{WL}} - t_{\text{ISU}} - t_{\text{ODLY}\_\text{H}} - t_{\text{TAP}\_\text{DELAY}}$	
	$t_{DATA\_DELAY} - t_{CLK\_DELAY} < 10 - 6 - 14 - t_{TAP\_DELAY}$	
	$t_{\text{DATA\_DELAY}} - t_{\text{CLK\_DELAY}} < -10 - t_{\text{TAP\_DELAY}}$	

The data delay is less than the clock delay by at least 10 ns in the ideal case where  $t_{WL}$ = 10 ns.

### High-Speed Write Meeting Hold (Minimum Delay)

The following equations show how to calculate the allowed skew range between the SD\_CLK and SD\_DAT/CMD signals on the PCB.

(10)

 $t_{\mathrm{CLK\_DELAY}} < t_{WL} + t_{\mathrm{OH\_H}} + t_{\mathrm{DATA\_DELAY}} + t_{\mathrm{TAP\_DELAY}} - t_{\mathrm{IH}}$ 

 $t_{\mathrm{CLK\_DELAY}} - t_{\mathrm{DATA\_DELAY}} < t_{\mathrm{WL}} + t_{\mathrm{OH\_H}} + t_{\mathrm{TAP\_DELAY}} - t_{\mathrm{IH}}$ 

 $t_{\text{CLK\_DELAY}} - t_{\text{DATA\_DELAY}} < 10 + 2 + t_{\text{TAP\_DELAY}} - 2$ 

 $t_{\rm CLK\_DELAY} - t_{\rm DATA\_DELAY} < 10 + t_{\rm TAP\_DELAY}$ 

The clock can be delayed versus data up to 13.2 ns (external delay line) in ideal case of  $t_{WL}$ = 10 ns, with maximum  $t_{TAP DELAY}$  = 3.2 ns programmed.



## Demultiplexed Read Timing





Figure 42 Demultiplexed Read Access



## Demultiplexed Write Timing







## 3.3.10.3 EBU Arbitration Signal Timing

- Note: These parameters are not subject to production test, but verified by design and/or characterization.
- Note: Operating Conditions apply.

Parameter	Symbol			Values	5	Unit	Note /	
			Min.	Тур.	Max.		Test Cond ition	
Output delay from BFCLKO rising edge	<i>t</i> <sub>1</sub>	CC	-	-	16	ns	C <sub>L</sub> = 50 pF	
Data setup to BFCLKO falling edge	<i>t</i> <sub>2</sub>	SR	11	-	-	ns	-	
Data hold from BFCLKO falling edge	<i>t</i> <sub>3</sub>	SR	2	-	-	ns	-	

### Table 60 EBU Arbitration Signal Timing Parameters




Figure 46 EBU Arbitration Signal Timing




## 3.3.12.3 ETH MII Parameters

In the following, the parameters of the MII (Media Independent Interface) are described.

Parameter	Symbol		Values			Unit	Note /
			Min.	Тур.	Max.	1	Test Condition
Clock period, 10 Mbps	<i>t</i> <sub>7</sub>	SR	400	-	-	ns	C <sub>L</sub> = 25 pF
Clock high time, 10 Mbps	<i>t</i> <sub>8</sub>	SR	140	-	260	ns	-
Clock low time, 10 Mbps	t <sub>9</sub>	SR	140	-	260	ns	-
Clock period, 100 Mbps	<i>t</i> <sub>7</sub>	SR	40	-	-	ns	
Clock high time, 100 Mbps	<i>t</i> <sub>8</sub>	SR	14	-	26	ns	-
Clock low time, 100 Mbps	t <sub>9</sub>	SR	14	-	26	ns	
Input setup time	<i>t</i> <sub>10</sub>	SR	10	-	-	ns	-
Input hold time	<i>t</i> <sub>11</sub>	SR	10	-	-	ns	-
Output valid time	<i>t</i> <sub>12</sub>	CC	0	-	25	ns	

Table 65 ETH MII Signal Timing Parameters



### Figure 53 ETH MII Signal Timing



## Package and Reliability

The difference between junction temperature and ambient temperature is determined by  $\Delta T = (P_{INT} + P_{IOSTAT} + P_{IODYN}) \times R_{\Theta JA}$ 

The internal power consumption is defined as

 $P_{\text{INT}} = V_{\text{DDP}} \times I_{\text{DDP}}$  (switching current and leakage current).

The static external power consumption caused by the output drivers is defined as  $P_{\text{IOSTAT}} = \Sigma((V_{\text{DDP}} - V_{\text{OH}}) \times I_{\text{OH}}) + \Sigma(V_{\text{OI}} \times I_{\text{OI}})$ 

The dynamic external power consumption caused by the output drivers ( $P_{IODYN}$ ) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce  $V_{\text{DDP}}$ , if possible in the system
- Reduce the system frequency
- Reduce the number of output pins
- Reduce the load on active output drivers

## 4.2 Package Outlines

The availability of different packages for different devices types is listed in Table 1.

The exposed die pad dimensions are listed in Table 71.



## XMC4700 / XMC4800 XMC4000 Family

#### Package and Reliability




Figure 60 PG-LQFP-144-24 (Plastic Green Low Profile Quad Flat Package)