

Welcome to [E-XFL.COM](#)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	144MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, LINbus, MMC/SD, SPI, UART/USART, USB OTG, USIC
Peripherals	DMA, I²S, LED, POR, Touch-Sense, WDT
Number of I/O	155
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	352K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 32x12b; D/A 2x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	196-LFBGA
Supplier Device Package	PG-LFBGA-196-2
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc4800e196k2048aaxqma1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc4800e196k2048aaxqma1</a>

# XMC4700 / XMC4800

Microcontroller Series  
for Industrial Applications

XMC4000 Family

ARM® Cortex®-M4  
32-bit processor core

Data Sheet

V1.0 2016-01

Microcontrollers

## Table of Contents

## Table of Contents

<b>1</b>	<b>Summary of Features</b>	8
1.1	Ordering Information	10
1.2	Device Types	10
1.3	Device Type Features	11
1.4	Definition of Feature Variants	13
1.5	Identification Registers	14
<b>2</b>	<b>General Device Information</b>	15
2.1	Logic Symbols	15
2.2	Pin Configuration and Definition	18
2.2.1	Package Pin Summary	21
2.2.2	Port I/O Functions	29
2.2.2.1	Port I/O Function Table	30
2.3	Power Connection Scheme	38
<b>3</b>	<b>Electrical Parameters</b>	40
3.1	General Parameters	40
3.1.1	Parameter Interpretation	40
3.1.2	Absolute Maximum Ratings	41
3.1.3	Pin Reliability in Overload	42
3.1.4	Pad Driver and Pad Classes Summary	45
3.1.5	Operating Conditions	46
3.2	DC Parameters	47
3.2.1	Input/Output Pins	47
3.2.2	Analog to Digital Converters (VADC)	54
3.2.3	Digital to Analog Converters (DAC)	58
3.2.4	Out-of-Range Comparator (ORC)	61
3.2.5	Die Temperature Sensor	63
3.2.6	USB OTG Interface DC Characteristics	64
3.2.7	Oscillator Pins	66
3.2.8	Power Supply Current	70
3.2.9	Flash Memory Parameters	74
3.3	AC Parameters	76
3.3.1	Testing Waveforms	76
3.3.2	Power-Up and Supply Monitoring	77
3.3.3	Power Sequencing	78
3.3.4	Phase Locked Loop (PLL) Characteristics	80
3.3.5	Internal Clock Source Characteristics	81
3.3.6	JTAG Interface Timing	83
3.3.7	Serial Wire Debug Port (SW-DP) Timing	85
3.3.8	Embedded Trace Macro Cell (ETM) Timing	86
3.3.9	Peripheral Timing	87

**General Device Information**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
A	VSS	P8.6	P8.8	P8.10	P8.9	P8.11	P8.1	P9.8	P9.7	P9.9	P9.5	P9.4	n.c.	VSS	A
B	n.c.	P8.3	P8.2	P8.7	P8.5	P8.4	P8.0	P9.10	P9.11	n.c.	P9.6	n.c.	VSS	n.c.	B
C	VSS	VDDC	P0.2	P0.3	P0.5	P0.6	P3.6	P0.8	P4.1	P1.8	VDDP	VSS	n.c.	n.c.	C
D	VDDP	P3.1	P3.2	P0.10	P0.4	P3.5	P0.7	P4.0	P1.6	P1.7	P1.9	VDDC	P9.3	P9.2	D
E	P3.0	P3.13	P0.1	P0.0	P0.13	P0.15	P4.4	P4.6	P4.7	P1.4	P1.2	P1.3	n.c.	P9.1	E
F	USB_D_M	P3.12	P3.11	P0.9	P0.12	P3.14	P3.15	P4.5	P1.0	P1.5	P1.11	P1.10	P9.0	P7.11	F
G	USB_D_P	VBUS	P3.8	P3.7	P0.11	P0.14	P3.4	P4.2	P1.1	P1.14	P1.12	P1.13	P7.9	P7.10	G
H	RTC_X_TAL1	RTC_X_TAL2	HIB_I_O_1	HIB_I_O_0	P3.9	P3.10	P3.3	P4.3	P6.1	P6.4	P6.5	P6.6	n.c.	P7.8	H
J	VBAT	P15.3	P15.5	P15.4	P15.6	P15.7	TMS	TCK	P6.3	P6.0	PORST	P1.15	n.c.	P7.7	J
K	P15.2	P14.15	P14.14	P14.13	P5.10	P5.8	P5.2	P5.1	P5.0	P6.2	XTAL1	XTAL2	n.c.	P7.6	K
L	P14.12	P14.7	P14.6	P14.3	P5.11	P2.15	P5.7	P5.5	P2.6	P5.3	P2.0	VSSO	P7.0	P7.5	L
M	P14.4	P14.5	P14.2	P15.15	P15.12	P5.9	P2.14	P5.6	P2.7	P5.4	P2.2	P2.1	P7.1	P7.3	M
N	VDDA	P14.1	P14.0	P15.14	P14.9	P15.9	P2.12	P2.10	P2.8	P2.4	P2.3	VDDP	P7.2	P7.4	N
P	VSSA	VAGND	VAREF	P15.13	P14.8	P15.8	P2.13	P2.11	P2.9	P2.5	VDDC	VSS	n.c.	VSS	P
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

XMC4[78]00 - (top view)

**Figure 6      XMC4[78]00 PG-LFBGA-196 Pin Configuration (top view)**

**General Device Information**

## 2.2.1 Package Pin Summary

The following general scheme is used to describe each pin:

**Table 9 Package Pin Mapping Description**

Function	Package A	Package B	...	Pad Type	Notes
Name	N	Ax	...	A2	

The table is sorted by the “Function” column, starting with the regular Port pins (Px.y), followed by the dedicated pins (i.e. PORST) and supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The “Pad Type” indicates the employed pad type (A1, A1+, A2, special=special pad, In=input pad, AN/DIG\_IN=analog and digital input, Power=power supply). Details about the pad properties are defined in the Electrical Parameters.

In the “Notes”, special information to the respective pin/function is given, i.e. deviations from the default configuration after reset. Per default the regular Port pins are configured as direct input with no internal pull device active.

**Table 10 Package Pin Mapping**

Function	LFBGA-196	LQFP-144	LQFP-100	Pad Type	Notes
P0.0	E4	2	2	A1+	
P0.1	E3	1	1	A1+	
P0.2	C3	144	100	A2	
P0.3	C4	143	99	A2	
P0.4	D5	142	98	A2	
P0.5	C5	141	97	A2	
P0.6	C6	140	96	A2	
P0.7	D7	128	89	A2	After a system reset, via HWSEL this pin selects the DB.TDI function.
P0.8	C8	127	88	A2	After a system reset, via HWSEL this pin selects the DB.TRST function, with a weak pull-down active.
P0.9	F4	4	4	A2	
P0.10	D4	3	3	A1+	

**General Device Information**
**Table 10 Package Pin Mapping (cont'd)**

<b>Function</b>	<b>LFBGA-196</b>	<b>LQFP-144</b>	<b>LQFP-100</b>	<b>Pad Type</b>	<b>Notes</b>
P0.11	G5	139	95	A1+	
P0.12	F5	138	94	A1+	
P0.13	E5	137	-	A1+	
P0.14	G6	136	-	A1+	
P0.15	E6	135	-	A1+	
P1.0	F9	112	79	A1+	
P1.1	G9	111	78	A1+	
P1.2	E11	110	77	A2	
P1.3	E12	109	76	A2	
P1.4	E10	108	75	A1+	
P1.5	F10	107	74	A1+	
P1.6	D9	116	83	A2	
P1.7	D10	115	82	A2	
P1.8	C10	114	81	A2	
P1.9	D11	113	80	A2	
P1.10	F12	106	73	A1+	
P1.11	F11	105	72	A1+	
P1.12	G11	104	71	A2	
P1.13	G12	103	70	A2	
P1.14	G10	102	69	A2	
P1.15	J12	94	68	A2	
P2.0	L11	74	52	A2	
P2.1	M12	73	51	A2	After a system reset, via HWSEL this pin selects the DB.TDO function.
P2.2	M11	72	50	A2	
P2.3	N11	71	49	A2	
P2.4	N10	70	48	A2	
P2.5	P10	69	47	A2	
P2.6	L9	76	54	A1+	
P2.7	M9	75	53	A1+	
P2.8	N9	68	46	A2	
P2.9	P9	67	45	A2	

**Table 12 Port I/O Functions (cont'd)**

Function	Outputs						Inputs										
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input			
P2.12	ETH0. TXD2	ECAT0. P1_TXD1	CCU81. OUT33	ETH0. TXD0	DB. ETM_TRACEADA TA1	EBU. AD30		EBU. D30					CCU43. IN3C				
P2.13	ETH0. TXD3	ECAT0. P1_TXD2		ETH0. TXD1	DB. ETM_TRACEADA TA0	EBU. AD31		EBU. D31					CCU43. IN2C				
P2.14	VADC. EMUX11	U1C0. DOUT0	CCU80. OUT21	CAN. N4_TXD	DB. ETM_TRACECLK	EBU. BC0			U1C0. DX0D				CCU43. IN0B	CCU43. IN1B	CCU43. IN2B	CCU43. IN3B	
P2.15	VADC. EMUX12	ECAT0. P1_TXD3	CCU80. OUT11	LEDTS0. LINE6	LEDTS0. EXTENDED6	EBU. BC1	LEDTS0. TSIN6A		ETH0. COLA	U1C0. DX0C	CAN. N4_RXDA		CCU42. IN0B	CCU42. IN1B	CCU42. IN2B	CCU42. IN3B	
P3.0	U2C1. SEL00	U0C1. SCLKOUT	CCU42. OUT0	ECAT0. P1_TX_ENA		EBU. RD		U0C1. DX1B					CCU80. IN2C	CCU81. IN0C			
P3.1		U0C1. SEL00	ECAT0. P1_TXD0			EBU. RD_WR		U0C1. DX2B		ERU0. OB1			CCU80. IN1C				
P3.2	USB. DRIVEVBUS	CAN. N0_TXD	ECAT0. P1_TXD1	LEDTS0. .COLA		EBU. CS0				ERU0. OA1			CCU80. IN0C				
P3.3		U1C1. SEL01	CCU42. .OUT3	ECAT0. .MCLK	SDMMC. .LED		EBU. .WAIT		DSD. .DIN3B				CCU42. .IN3A	CCU80. .IN3B			
P3.4	U2C1. .MCLKOUT	U1C1. .SEL02	CCU42. .OUT2	DSD. .MCLK3	SDMMC. .BUS_POWER		EBU. .HOLD	U2C1. .DX0B	DSD. .MCLK3B				CCU42. .IN2A	CCU80. .IN0B	ECAT0. .P1_LINKA		
P3.5	U2C1. .DOUT0	U1C1. .SEL03	CCU42. .OUT1	U0C1. .DOUT0	SDMMC. .CMD_OUT	EBU. .AD4	SDMMC. .CMD_IN	EBU. .D4	U2C1. .DX0A		ERU0. .3B1		CCU42. .IN1A		ECAT0. .P1_RX_ERRA		
P3.6	U2C1. .SCLKOUT	U1C1. .SEL04	CCU42. .OUT0	U0C1. .SCLKOUT	SDMMC. .CLK_OUT	EBU. .AD5	SDMMC. .CLK_IN	EBU. .D5	U2C1. .DX1B		ERU0. .3A1		CCU42. .IN0A				
P3.7	ECAT0. .SYNC0	CAN. .N2_TXD	CCU41. .OUT3	LEDTS0. .LINE0				U2C0. .DX0C									
P3.8	U2C0. .DOUT0	U0C1. .SEL03	CCU41. .OUT2	LEDTS0. .LINE1				CAN. .N2_RXDB					POSIF1. .IN2B				
P3.9	U2C0. .SCLKOUT	CAN. .N1_TXD	CCU41. .OUT1	LEDTS0. .LINE2									POSIF1. .IN1B				
P3.10	U2C0. .SEL00	CAN. .N0_TXD	CCU41. .OUT0	LEDTS0. .LINE3	U0C1. .DOUT3		U0C1. .HWIN3						POSIF1. .IN0B				
P3.11	U2C1. .DOUT0	U0C1. .SEL02	CCU42. .LINE4	LEDTS0. .LINE2	U0C1. .DOUT2		U0C1. .HWIN2		CAN. .N1_RXDB					CCU81. .IN3C			
P3.12	ECAT0. .P1_LINK_ACT	U0C1. .SEL01	CCU42. .OUT2	LEDTS0. .LINE5	U0C1. .DOUT1		U0C1. .HWIN1		CAN. .N0_RXDC	U2C1. .DX0D				CCU81. .IN2C			
P3.13	U2C1. .SCLKOUT	U0C1. .DOUT0	CCU42. .OUT1	LEDTS0. .LINE6	U0C1. .DOUT0		U0C1. .HWIN0			U0C1. .DX0D				CCU80. .IN3C	CCU81. .IN1C		
P3.14		U1C0. .SEL03			U1C1. .DOUT1		U1C1. .HWIN1			U1C1. .DX0B				CCU42. .IN1C			
P3.15		U1C1. .DOUT0			U1C1. .DOUT0		U1C1. .HWIN0			U1C1. .DX0A				CCU42. .IN0C			
P4.0	CAN. .N3_TXD	ECAT0. .PHY_CLK25	DSD. .MCLK1	U1C0. .SCLKOUT	SDMMC. .DATA0_OUT	EBU. .AD8	SDMMC. .DATA0_IN	EBU. .D8	U1C1. .DX1C	DSD. .MCLK1B	U0C1. .DX0E	U2C1. .DX0C				ECAT0. .P0_RX_ERRA	
P4.1	U2C1. .SEL00	U1C1. .MCLKOUT	DSD. .MCLK0	U0C1. .SEL00	SDMMC. .DATA3_OUT	EBU. .AD9	SDMMC. .DATA3_IN	EBU. .D9	U2C1. .DX2B	DSD. .MCLK0B		U2C1. .DX2A	DSD. .MCLK1D			ECAT0. .P0_LINKA	
P4.2	U2C1. .SEL01	U1C1. .DOUT0		U2C1. .SCLKOUT	ECAT0. .MDO		ECAT0. .MDIB		U1C1. .DX0C			U2C1. .DX1A	CCU43. .IN1C				

The XMC4[78]00 has a common ground concept, all  $V_{SS}$ ,  $V_{SSA}$  and  $V_{SSO}$  pins share the same ground potential. In packages with an exposed die pad it must be connected to the common ground as well.

$V_{AGND}$  is the low potential to the analog reference  $V_{AREF}$ . Depending on the application it can share the common ground or have a different potential. In devices with shared  $V_{DDA}/V_{AREF}$  and  $V_{SSA}/V_{AGND}$  pins the reference is tied to the supply. Some analog channels can optionally serve as “Alternate Reference”; further details on this operating mode are described in the Reference Manual.

When  $V_{DDP}$  is supplied,  $V_{BAT}$  must be supplied as well. If no other supply source (e.g. battery) is connected to  $V_{BAT}$ , the  $V_{BAT}$  pin can also be connected directly to  $V_{DDP}$ .


## Electrical Parameters

### 3.1.4 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and their basic characteristics.

**Table 18 Pad Driver and Pad Classes Overview**

Class	Power Supply	Type	Sub-Class	Speed Grade	Load	Termination
A	3.3 V	LVTTL I/O	A1 (e.g. GPIO)	6 MHz	100 pF	No
			A1+ (e.g. serial I/Os)	25 MHz	50 pF	Series termination recommended
			A2 (e.g. ext. Bus)	80 MHz	15 pF	Series termination recommended



**Figure 12 Output Slopes with different Pad Driver Modes**

**Figure 12** is a qualitative display of the resulting output slope performance with different output driver modes. The detailed input and output characteristics are listed in **Section 3.2.1**.

**Electrical Parameters**
**Table 23 Standard Pads Class\_A2**

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Input Leakage current	$I_{OZA2}$ CC	-6	6	μA	$0 \text{ V} \leq V_{IN} < 0.5 \cdot V_{DDP} - 1 \text{ V}; 0.5 \cdot V_{DDP} + 1 \text{ V} < V_{IN} \leq V_{DDP}$
		-3	3	μA	$0.5 \cdot V_{DDP} - 1 \text{ V} < V_{IN} < 0.5 \cdot V_{DDP} + 1 \text{ V}$
Input high voltage	$V_{IHA2}$ SR	$0.6 \times V_{DDP}$	$V_{DDP} + 0.3$	V	max. 3.6 V
Input low voltage	$V_{ILA2}$ SR	-0.3	$0.36 \times V_{DDP}$	V	
Output high voltage, POD = weak	$V_{OHA2}$ CC	$V_{DDP} - 0.4$	–	V	$I_{OH} \geq -400 \mu\text{A}$
		2.4	–	V	$I_{OH} \geq -500 \mu\text{A}$
Output high voltage, POD = medium		$V_{DDP} - 0.4$	–	V	$I_{OH} \geq -1.4 \text{ mA}$
		2.4	–	V	$I_{OH} \geq -2 \text{ mA}$
Output high voltage, POD = strong		$V_{DDP} - 0.4$	–	V	$I_{OH} \geq -1.4 \text{ mA}$
		2.4	–	V	$I_{OH} \geq -2 \text{ mA}$
Output low voltage, POD = weak	$V_{OLA2}$ CC	–	0.4	V	$I_{OL} \leq 500 \mu\text{A}$
Output low voltage, POD = medium		–	0.4	V	$I_{OL} \leq 2 \text{ mA}$
Output low voltage, POD = strong		–	0.4	V	$I_{OL} \leq 2 \text{ mA}$

**Electrical Parameters**
**Table 27 DAC Parameters (Operating Conditions apply) (cont'd)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Offset error	$ED_{OFF}$ CC		$\pm 20$		mV	
Gain error	$ED_{G\_IN}$ CC	-6.5	-1.5	3	%	
Startup time	$t_{STARTUP}$ CC	-	15	30	$\mu s$	time from output enabling till code valid $\pm 16$ LSB
3dB Bandwidth of Output Buffer	$f_{C1}$ CC	2.5	5	-	MHz	verified by design
Output sourcing current	$I_{OUT\_SOURCE}$ CC	-	-30	-	mA	
Output sinking current	$I_{OUT\_SINK}$ CC	-	0.6	-	mA	
Output resistance	$R_{OUT}$ CC	-	50	-	Ohm	
Load resistance	$R_L$ SR	5	-	-	kOhm	
Load capacitance	$C_L$ SR	-	-	50	pF	
Signal-to-Noise Ratio	SNR CC	-	70	-	dB	examination bandwidth < 25 kHz
Total Harmonic Distortion	THD CC	-	70	-	dB	examination bandwidth < 25 kHz
Power Supply Rejection Ratio	PSRR CC	-	56	-	dB	to $V_{DDA}$ verified by design

**Conversion Calculation**


Unsigned:

$$\text{DACxDATA} = 4095 \times (V_{OUT} - V_{OUT\_MIN}) / (V_{OUT\_MAX} - V_{OUT\_MIN})$$

Signed:

$$\text{DACxDATA} = 4095 \times (V_{OUT} - V_{OUT\_MIN}) / (V_{OUT\_MAX} - V_{OUT\_MIN}) - 2048$$

## Electrical Parameters


**Figure 17** DAC Conversion Examples

## Electrical Parameters

### 3.2.5 Die Temperature Sensor

The Die Temperature Sensor (DTS) measures the junction temperature  $T_J$ .

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 29 Die Temperature Sensor Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Temperature sensor range	$T_{SR}$ SR	-40	–	150	°C	
Linearity Error (to the below defined formula)	$\Delta T_{LE}$ CC	–	$\pm 1$	–	°C	per $\Delta T_J \leq 30$ °C
Offset Error	$\Delta T_{OE}$ CC	–	$\pm 6$	–	°C	$\Delta T_{OE} = T_J - T_{DTS}$ $V_{DDP} \leq 3.3$ V <sup>1)</sup>
Measurement time	$t_M$ CC	–	–	100	μs	
Start-up time after reset inactive	$t_{TSST}$ SR	–	–	10	μs	

1) At  $V_{DDP\_max} = 3.63$  V the typical offset error increases by an additional  $\Delta T_{OE} = \pm 1$  °C.

The following formula calculates the temperature measured by the DTS in [°C] from the RESULT bit field of the DTSSSTAT register.

$$\text{Temperature } T_{DTS} = (\text{RESULT} - 605) / 2.05 \text{ [°C]}$$

This formula and the values defined in [Table 29](#) apply with the following calibration values:

- DTSCON.BGTRIM = 8<sub>H</sub>
- DTSCON.REFTRIM = 4<sub>H</sub>

## Electrical Parameters

### 3.2.6 USB OTG Interface DC Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 30 USB OTG VBUS and ID Parameters** (Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
VBUS input voltage range	$V_{IN}$ CC	0.0	—	5.25	V	
A-device VBUS valid threshold	$V_{B1}$ CC	4.4	—	—	V	
A-device session valid threshold	$V_{B2}$ CC	0.8	—	2.0	V	
B-device session valid threshold	$V_{B3}$ CC	0.8	—	4.0	V	
B-device session end threshold	$V_{B4}$ CC	0.2	—	0.8	V	
VBUS input resistance to ground	$R_{VBUS\_IN}$ CC	40	—	100	kOhm	
B-device VBUS pull-up resistor	$R_{VBUS\_PU}$ CC	281	—	—	Ohm	Pull-up voltage = 3.0 V
B-device VBUS pull-down resistor	$R_{VBUS\_PD}$ CC	656	—	—	Ohm	
USB.ID pull-up resistor	$R_{UID\_PU}$ CC	14	—	25	kOhm	
VBUS input current	$I_{VBUS\_IN}$ CC	—	—	150	µA	$0 \text{ V} \leq V_{IN} \leq 5.25 \text{ V}$ : $T_{AVG} = 1 \text{ ms}$

**Electrical Parameters**
**Table 34 Power Supply Parameters**


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Wake-up time from Sleep to Active mode	$t_{SSA}$	CC	–	6	–	cycles
Wake-up time from Deep Sleep to Active mode			–	–	–	ms Defined by the wake-up of the Flash module, see <a href="#">Section 3.2.9</a>
Wake-up time from Hibernate mode			–	–	–	ms Wake-up via power-on reset event, see <a href="#">Section 3.3.2</a>

- 1) CPU executing code from Flash, all peripherals idle.
- 2) CPU executing code from Flash.
- 3) CPU in sleep, all peripherals idle, Flash in Active mode.
- 4) CPU in sleep, Flash in Active mode.
- 5) CPU in sleep, peripherals disabled, after wake-up code execution from RAM.
- 6) To wake-up the Flash from its Sleep mode,  $f_{CPU} \geq 1$  MHz is required.
- 7) OSC\_ULP operating with external crystal on RTC\_XTAL
- 8) OSC\_ULP off, Hibernate domain operating with OSC\_SI clock
- 9)  $V_{BAT}$  supplied, but Hibernate domain not started; for example state after factory assembly
- 10) Test Power Loop:  $f_{SYS} = 144$  MHz, CPU executing benchmark code from Flash, all CCUs in 100kHz timer mode, all ADC groups in continuous conversion mode, USICs as SPI in internal loop-back mode, CAN in 500kHz internal loop-back mode, interrupt triggered DMA block transfers to parity protected RAMs and FCE, DTS measurements and FPU calculations.  
The power consumption of each customer application will most probably be lower than this value, but must be evaluated separately.
- 11)  $I_{DDP}$  decreases typically by approximately 5 mA when  $f_{SYS}$  decreases by 10 MHz, at constant  $T_J$
- 12) Sum of currents of all active converters (ADC and DAC)


## Electrical Parameters

### 3.3 AC Parameters


#### 3.3.1 Testing Waveforms



**Figure 22** Rise/Fall Time Parameters



**Figure 23** Testing Waveform, Output Delay



**Figure 24** Testing Waveform, Output High Impedance

### 3.3.9 Peripheral Timing

#### 3.3.9.1 Delta-Sigma Demodulator Digital Interface Timing

The following parameters are applicable for the digital interface of the Delta-Sigma Demodulator (DSD).


The data timing is relative to the active clock edge. Depending on the operation mode of the connected modulator that can be the rising and falling clock edge.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 45 DSD Interface Timing Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MCLK period in master mode	$t_1$ CC	33.3	—	—	ns	$t_1 \geq 4 \times t_{\text{PERIPH}}^{\text{1)}})$
MCLK high time in master mode	$t_2$ CC	9	—	—	ns	$t_2 > t_{\text{PERIPH}}^{\text{1)}})$
MCLK low time in master mode	$t_3$ CC	9	—	—	ns	$t_3 > t_{\text{PERIPH}}^{\text{1)}})$
MCLK period in slave mode	$t_1$ SR	33.3	—	—	ns	$t_1 \geq 4 \times t_{\text{PERIPH}}^{\text{1)}})$
MCLK high time in slave mode	$t_2$ SR	$t_{\text{PERIPH}}$	—	—	ns	<sup>1)</sup>
MCLK low time in slave mode	$t_3$ SR	$t_{\text{PERIPH}}$	—	—	ns	<sup>1)</sup>
DIN input setup time to the active clock edge	$t_4$ SR	$t_{\text{PERIPH}} + 4$	—	—	ns	<sup>1)</sup>
DIN input hold time from the active clock edge	$t_5$ SR	$t_{\text{PERIPH}} + 3$	—	—	ns	<sup>1)</sup>

1)  $t_{\text{PERIPH}} = 1 / f_{\text{PERIPH}}$

**Electrical Parameters**

**Figure 34    USIC IIC Stand and Fast Mode Timing**

### 3.3.9.4    Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 50    USIC IIS Master Transmitter Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock period	$t_1$ CC	33.3	—	—	ns	
Clock high time	$t_2$ CC	$0.35 \times t_{1\min}$	—	—	ns	
Clock low time	$t_3$ CC	$0.35 \times t_{1\min}$	—	—	ns	
Hold time	$t_4$ CC	0	—	—	ns	
Clock rise time	$t_5$ CC	—	—	$0.15 \times t_{1\min}$	ns	

## Electrical Parameters

### 3.3.9.5 SDMMC Interface Timing

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

*Note: Operating Conditions apply, total external capacitive load  $C_L = 40 \text{ pF}$ .*


#### AC Timing Specifications (Full-Speed Mode)


**Table 52 SDMMC Timing for Full-Speed Mode**

Parameter	Symbol	Values		Unit	Note/ Test Condition
		Min.	Max.		
Clock frequency in full speed transfer mode ( $1/t_{pp}$ )	$f_{pp}$	CC	0	24	MHz
Clock cycle in full speed transfer mode	$t_{pp}$	CC	40	—	ns
Clock low time	$t_{WL}$	CC	10	—	ns
Clock high time	$t_{WH}$	CC	10	—	ns
Clock rise time	$t_{TLH}$	CC	—	10	ns
Clock fall time	$t_{THL}$	CC	—	10	ns
Inputs setup to clock rising edge	$t_{ISU\_F}$	SR	2	—	ns
Inputs hold after clock rising edge	$t_{IH\_F}$	SR	2	—	ns
Outputs valid time in full speed mode	$t_{ODLY\_F}$	CC	—	10	ns
Outputs hold time in full speed mode	$t_{OH\_F}$	CC	0	—	ns

**Table 53 SD Card Bus Timing for Full-Speed Mode<sup>1)</sup>**

Parameter	Symbol	Values		Unit	Note/ Test Condition
		Min.	Max.		
SD card input setup time	$t_{ISU}$	5	—	ns	
SD card input hold time	$t_{IH}$	5	—	ns	

**Electrical Parameters**

**Figure 48 EBU SDRAM Read Access Timing**

**Electrical Parameters**

**Figure 56 ECAT Management Signal Timing**
**3.3.13.3 MII Timing TX Characteristics**
**Table 68 ETH MII TX Signal Timing Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
PHY_CLK25, TX_CLK period	$t_{TX\_CLK}$ SR	—	40	—	ns	
Delay between PHY clock source PHY_CLK25 and TX_CLK output of the PHY	$t_{PHY\_delay}$ SR	—	—	—	ns	PHY dependent