



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	144MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, LINbus, MMC/SD, SPI, UART/USART, USB OTG, USIC
Peripherals	DMA, I ² S, LED, POR, Touch-Sense, WDT
Number of I/O	119
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	200K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 32x12b; D/A 2x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-144-24
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4800f144f1024aaxqma1

2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the four sides of the different packages.




Figure 5 XMC4[78]00 PG-LQFP-144 Pin Configuration (top view)

General Device Information

Table 10 Package Pin Mapping (cont'd)

Function	LFBGA-196	LQFP-144	LQFP-100	Pad Type	Notes
P0.11	G5	139	95	A1+	
P0.12	F5	138	94	A1+	
P0.13	E5	137	-	A1+	
P0.14	G6	136	-	A1+	
P0.15	E6	135	-	A1+	
P1.0	F9	112	79	A1+	
P1.1	G9	111	78	A1+	
P1.2	E11	110	77	A2	
P1.3	E12	109	76	A2	
P1.4	E10	108	75	A1+	
P1.5	F10	107	74	A1+	
P1.6	D9	116	83	A2	
P1.7	D10	115	82	A2	
P1.8	C10	114	81	A2	
P1.9	D11	113	80	A2	
P1.10	F12	106	73	A1+	
P1.11	F11	105	72	A1+	
P1.12	G11	104	71	A2	
P1.13	G12	103	70	A2	
P1.14	G10	102	69	A2	
P1.15	J12	94	68	A2	
P2.0	L11	74	52	A2	
P2.1	M12	73	51	A2	After a system reset, via HWSEL this pin selects the DB.TDO function.
P2.2	M11	72	50	A2	
P2.3	N11	71	49	A2	
P2.4	N10	70	48	A2	
P2.5	P10	69	47	A2	
P2.6	L9	76	54	A1+	
P2.7	M9	75	53	A1+	
P2.8	N9	68	46	A2	
P2.9	P9	67	45	A2	

Table 12 Port I/O Functions (cont'd)

Function	Outputs						Inputs									
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
P6.6	US00. DOUT0		DSD. MCLK3	ECAT0. P0_TXD3	DB. ETM_TRACEDA TA0	EBU. BC3			DSD. MCLK3A	ETH0. CLK_TXB		CAN. N3_RXDB				
P7.0		CAN. N3_TXD		ECAT0. P0_TXD0	EBU. A19											
P7.1				ECAT0. P0_TXD1	EBU. A20					CAN. N3_RXDC						
P7.2		CAN. N4_TXD		ECAT0. P0_TXD2	EBU. A21											
P7.3				ECAT0. P0_TXD3	EBU. A22					CAN. N4_RXDC						
P7.4			CCU42. OUT0						ECAT0. P0_RXD0C							
P7.5			CCU42. OUT1						ECAT0. P0_RXD1C							
P7.6			CCU42. OUT2						ECAT0. P0_RXD2C							
P7.7			CCU42. OUT3						ECAT0. P0_RXD3C							
P7.8		CAN. N5_TXD		ECAT0. P0_TX_ENA	DB. ETM_TRACECLK											
P7.9			CCU80. OUT22						ECAT0. P0_RX_ERRRC							
P7.10			CCU80. OUT32						ECAT0. P0_RX_CLKC							
P7.11			CCU80. OUT33						ECAT0. P0_RX_DVC							
P8.0				ECAT0. P1_TXD0	DB. ETM_TRACEDA TA0					CAN. N6_RXDC						
P8.1				ECAT0. P1_TXD1	DB. ETM_TRACEDA TA1					U0C0. DX2C						
P8.2				ECAT0. P1_TXD2	DB. ETM_TRACEDA TA2											
P8.3				ECAT0. P1_TXD3	DB. ETM_TRACEDA TA3					U0C0. DX1C						
P8.4		U0C0. SELO1							ECAT0. P1_RXD0C							
P8.5		U0C0. SCLKOUT							ECAT0. P1_RXD1C							
P8.6		U0C0. SELO0							ECAT0. P1_RXD2C							
P8.7		U0C0. DOUT0							ECAT0. P1_RXD3C							
P8.8				ECAT0. P1_TX_ENA						U0C0. DX0E						

Table 12 Port I/O Functions (cont'd)

Function	Outputs						Inputs									
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
P14.8					DAC. OUT_0					VADC. G1CH0		VADC. G3CH2	ETH0. RXDOC			
P14.9					DAC. OUT_1					VADC. G1CH1		VADC. G3CH3	ETH0. RXD1C			
P14.12										VADC. G1CH4						ECATO. P1_RXD1B
P14.13										VADC. G1CH5						ECATO. P1_RXD2B
P14.14										VADC. G1CH6					G1ORC6	ECATO. P1_RXD3B
P14.15										VADC. G1CH7					G1ORC7	ECATO. P1_RX_DVB
P15.2											VADC. G2CH2					ECATO. P1_RX_ERRB
P15.3											VADC. G2CH3					ECATO. P1_LINKB
P15.4											VADC. G2CH4					
P15.5											VADC. G2CH5					
P15.6											VADC. G2CH6					
P15.7											VADC. G2CH7					
P15.8												VADC. G3CH9	ETH0. CLK_RMIIC			ETH0. CLKRXC
P15.9												VADC. G3CH1	ETH0. CRS_DVC			ETH0. RXDVC
P15.12												VADC. G3CH4				
P15.13												VADC. G3CH5				
P15.14												VADC. G3CH6				
P15.15												VADC. G3CH7				
HIB_JO_0	HIBOUT	WWDT. SERVICE_OUT							WAKEUPA							
HIB_JO_1	HIBOUT	WWDT. SERVICE_OUT							WAKEUPB							
USB_DP																
USB_DM																
TCK																
TMS					DB.TMS/ SWDIO											
PORST																

Table 12 Port I/O Functions (cont'd)

Function	Outputs						Inputs									
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
XTAL1									U3C0. DX0F	U3C1. DX0F	U1C0. DX0F	U1C1. DX0F	U2C0. DX0F	U2C1. DX0F		
XTAL2																
RTC_XTAL1											ERU0. 1B1					
RTC_XTAL2																

2.3 Power Connection Scheme

Figure 9. shows a reference power connection scheme for the XMC4[78]00.




Figure 9 Power Connection Scheme

Every power supply pin needs to be connected. Different pins of the same supply need also to be externally connected. As example, all V_{DDP} pins must be connected externally to one V_{DDP} net. In this reference scheme one 100 nF capacitor is connected at each supply pin against V_{SS} . An additional 10 μ F capacitor is connected to the V_{DDP} nets and an additional 10 μ F capacitor to the V_{DDC} nets.

3 Electrical Parameters

Attention: All parameters in this chapter are preliminary target values and may change based on characterization results.

3.1 General Parameters

3.1.1 Parameter Interpretation

The parameters listed in this section partly represent the characteristics of the XMC4[78]00 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are marked with a two-letter abbreviation in column "Symbol":

- **CC**
Such parameters indicate **C**ontroller **C**haracteristics, which are a distinctive feature of the XMC4[78]00 and must be regarded for system design.
- **SR**
Such parameters indicate **S**ystem **R**equirements, which must be provided by the application system in which the XMC4[78]00 is designed in.

3.1.2 Absolute Maximum Ratings

Stresses above the values listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 13 Absolute Maximum Rating Parameters

Parameter	Symbol		Values			Unit	Note / Test Condition
			Min.	Typ.	Max.		
Storage temperature	T_{ST}	SR	-65	–	150	°C	–
Junction temperature	T_J	SR	-40	–	150	°C	–
Voltage at 3.3 V power supply pins with respect to V_{SS}	V_{DDP}	SR	–	–	4.3	V	–
Voltage on any Class A and dedicated input pin with respect to V_{SS}	V_{IN}	SR	-1.0	–	$V_{DDP} + 1.0$ or max. 4.3	V	whichever is lower
Voltage on any analog input pin with respect to V_{AGND}	V_{AIN} V_{AREF}	SR	-1.0	–	$V_{DDP} + 1.0$ or max. 4.3	V	whichever is lower
Input current on any pin during overload condition	I_{IN}	SR	-10	–	+10	mA	
Absolute maximum sum of all input circuit currents for one port group during overload condition ¹⁾	ΣI_{IN}	SR	-25	–	+25	mA	
Absolute maximum sum of all input circuit currents during overload condition	ΣI_{IN}	SR	-100	–	+100	mA	

1) The port groups are defined in [Table 17](#).

Figure 10 explains the input voltage ranges of V_{IN} and V_{AIN} and its dependency to the supply level of V_{DDP} . The input voltage must not exceed 4.3 V, and it must not be more than 1.0 V above V_{DDP} . For the range up to $V_{DDP} + 1.0$ V also see the definition of the overload conditions in [Section 3.1.3](#).




Figure 10 Absolute Maximum Input Voltage Ranges

3.1.3 Pin Reliability in Overload

When receiving signals from higher voltage devices, low-voltage devices experience overload currents and voltages that go beyond their own IO power supplies specification.

Table 14 defines overload conditions that will not cause any negative reliability impact if all the following conditions are met:

- full operation life-time is not exceeded
- **Operating Conditions** are met for
 - pad supply levels (V_{DDP} or V_{DDA})
 - temperature

If a pin current is outside of the **Operating Conditions** but within the overload conditions, then the parameters of this pin as stated in the Operating Conditions can no longer be guaranteed. Operation is still possible in most cases but with relaxed parameters.

Note: An overload condition on one or more pins does not require a reset.

Note: A series resistor at the pin to limit the current to the maximum permitted overload current is sufficient to handle failure situations like short to battery.

Table 34 Power Supply Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Sleep supply current ⁴⁾ Peripherals disabled Frequency: $f_{CPU} / f_{PERIPH} / f_{CCU}$ in MHz	I_{DDPS} CC	-	77	-	mA	144 / 144 / 144
		-	76	-		144 / 72 / 72
		-	65	-		72 / 72 / 144
		-	53	-		24 / 24 / 24
		-	46	-		1 / 1 / 1
		-	47	-		100 / 100 / 100
$f_{CPU} / f_{PERIPH} / f_{CCU}$ in kHz						
Deep Sleep supply current ⁵⁾ Flash in Sleep mode Frequency: $f_{CPU} / f_{PERIPH} / f_{CCU}$ in MHz $f_{CPU} / f_{PERIPH} / f_{CCU}$ in kHz	I_{DDPD} CC	-	11	-	mA	24 / 24 / 24
		-	7.0	-		4 / 4 / 4
		-	6.6	-		1 / 1 / 1
		-	7.6	-		100 / 100 / 100 ⁶⁾
Hibernate supply current RTC on ⁷⁾	I_{DDPH} CC	-	8.7	-	μ A	$V_{BAT} = 3.3$ V
		-	6.5	-		$V_{BAT} = 2.4$ V
		-	5.7	-		$V_{BAT} = 2.0$ V
Hibernate supply current RTC off ⁸⁾	I_{DDPH} CC	-	8.0	-	μ A	$V_{BAT} = 3.3$ V
		-	6.0	-		$V_{BAT} = 2.4$ V
		-	5.0	-		$V_{BAT} = 2.0$ V
Hibernate off ⁹⁾	I_{DDPH} CC	-	4.4	-	μ A	$V_{BAT} = 3.3$ V
		-	3.5	-		$V_{BAT} = 2.4$ V
		-	3.1	-		$V_{BAT} = 2.0$ V
Worst case active supply current ¹⁰⁾	I_{DDPA} CC	-	-	250 ¹¹⁾	mA	$V_{DDP} = 3.6$ V, $T_J = 150$ °C
V_{DDA} power supply current	I_{DDA} CC	-	-	- ¹²⁾	mA	
I_{DDP} current at PORST Low	I_{DDP_PORST} CC	-	5	10	mA	$V_{DDP} = 3.3$ V, $T_J = 25$ °C
		-	13	55	mA	$V_{DDP} = 3.6$ V, $T_J = 150$ °C
Power Dissipation	P_{DISS} CC	-	-	1.4	W	$V_{DDP} = 3.6$ V, $T_J = 150$ °C

Table 49 USIC IIC Fast Mode Timing¹⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Fall time of both SDA and SCL	t_1 CC/SR	20 + 0.1 * C _b 2)	-	300	ns	
Rise time of both SDA and SCL	t_2 CC/SR	20 + 0.1 * C _b 2)	-	300	ns	
Data hold time	t_3 CC/SR	0	-	-	µs	
Data set-up time	t_4 CC/SR	100	-	-	ns	
LOW period of SCL clock	t_5 CC/SR	1.3	-	-	µs	
HIGH period of SCL clock	t_6 CC/SR	0.6	-	-	µs	
Hold time for (repeated) START condition	t_7 CC/SR	0.6	-	-	µs	
Set-up time for repeated START condition	t_8 CC/SR	0.6	-	-	µs	
Set-up time for STOP condition	t_9 CC/SR	0.6	-	-	µs	
Bus free time between a STOP and START condition	t_{10} CC/SR	1.3	-	-	µs	
Capacitive load for each bus line	C _b SR	-	-	400	pF	

1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

2) C_b refers to the total capacitance of one bus line in pF.




Figure 34 USIC IIC Stand and Fast Mode Timing

3.3.9.4 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 50 USIC IIS Master Transmitter Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock period	t_1 CC	33.3	–	–	ns	
Clock high time	t_2 CC	0.35 x t_{1min}	–	–	ns	
Clock low time	t_3 CC	0.35 x t_{1min}	–	–	ns	
Hold time	t_4 CC	0	–	–	ns	
Clock rise time	t_5 CC	–	–	0.15 x t_{1min}	ns	

3.3.9.5 SDMMC Interface Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating Conditions apply, total external capacitive load $C_L = 40$ pF.

AC Timing Specifications (Full-Speed Mode)

Table 52 SDMMC Timing for Full-Speed Mode

Parameter	Symbol	Values	Unit		Note/ Test Condition
			Min.	Max.	
Clock frequency in full speed transfer mode ($1/t_{pp}$)	f_{pp} CC	0	24	MHz	
Clock cycle in full speed transfer mode	t_{pp} CC	40	–	ns	
Clock low time	t_{WL} CC	10	–	ns	
Clock high time	t_{WH} CC	10	–	ns	
Clock rise time	t_{TLH} CC	–	10	ns	
Clock fall time	t_{THL} CC	–	10	ns	
Inputs setup to clock rising edge	t_{ISU_F} SR	2	–	ns	
Inputs hold after clock rising edge	t_{IH_F} SR	2	–	ns	
Outputs valid time in full speed mode	t_{ODLY_F} CC	–	10	ns	
Outputs hold time in full speed mode	t_{OH_F} CC	0	–	ns	

Table 53 SD Card Bus Timing for Full-Speed Mode¹⁾

Parameter	Symbol	Values		Unit	Note/ Test Condition
		Min.	Max.		
SD card input setup time	t_{ISU}	5	–	ns	
SD card input hold time	t_{IH}	5	–	ns	

Multiplexed Read Timing




Figure 41 Multiplexed Read Access

Demultiplexed Write Timing




Figure 44 Demultiplexed Write Access

3.3.10.2 EBU Burst Mode Access Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating Conditions apply, with Class A2 pins and $C_L = 16$ pF.

Table 59 EBU Burst Mode Read / Write Access Timing Parameters

Parameter	Symbol	CC	Values			Unit	Note / Test Condition
			Min.	Typ.	Max.		
Output delay from BFCLKO rising edge	t_{10}	CC	-2	–	2	ns	–
\overline{RD} and $\overline{RD}/\overline{WR}$ active/inactive after BFCLKO active edge ¹⁾	t_{12}	CC	-2	–	2	ns	–
\overline{CSx} output delay from BFCLKO active edge ¹⁾	t_{21}	CC	-2.5	–	1.5	ns	–
\overline{ADV} active/inactive after BFCLKO active edge ²⁾	t_{22}	CC	-2	–	2	ns	–
\overline{BAA} active/inactive after BFCLKO active edge ²⁾	t_{22a}	CC	-2.5	–	1.5	ns	–
Data setup to BFCLKI rising edge ³⁾	t_{23}	SR	3	–	–	ns	–
Data hold from BFCLKI rising edge ³⁾	t_{24}	SR	0	–	–	ns	–
\overline{WAIT} setup (low or high) to BFCLKI rising edge ³⁾	t_{25}	SR	3	–	–	ns	–
\overline{WAIT} hold (low or high) from BFCLKI rising edge ³⁾	t_{26}	SR	0	–	–	ns	–

1) An active edge can be a rising or falling edge, depending on the settings of bits BFCON.EBSE / ECSE and the clock divider ratio.

Negative minimum values for these parameters mean that the last data read during a burst may be corrupted. However, with clock feedback enabled, this value is an oversampling not required for the internal bus transaction, and will be discarded.

2) This parameter is valid for BUSCONx.EBSE = 1 and BUSAPx.EXTCLK = 00_B.

For BUSCONx.EBSE = 1 and other values of BUSAPx.EXTCLK, ADV and BAA will be delayed by 1/2 of the internal bus clock period $T_{CPU} = 1 / f_{CPU}$.

For BUSCONx. EBSE = 0 and BUSAPx.EXTCLK = 11_B, add 2 internal bus clock periods.

For BUSCONx. EBSE = 0 and other values of BUSAPx.EXTCLK, add 1 internal bus clock period.

3.3.10.4 EBU SDRAM Access Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating Conditions apply, with Class A2 pins and $C_L = 16$ pF.

Note: With $EBU_CLC.SYNC = 1_B$ frequency must be limited to $f_{CPU} = 120$ MHz.

Table 61 EBU SDRAM Access SDCLKO Signal Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SDCLKO period	t_1 CC	12.5	–	–	ns	–
SDCLKO high time	t_2 SR	5.5	–	–	ns	–
SDCLKO low time	t_3 SR	3.75	–	–	ns	–
SDCLKO rise time	t_4 SR	–	–	3.0	ns	–
SDCLKO fall time	t_5 SR	–	–	3.0	ns	–




Figure 47 EBU SDRAM Access CLKOUT Timing




Figure 49 EBU SDRAM Write Access Timing

3.3.12.3 ETH MII Parameters

In the following, the parameters of the MII (Media Independent Interface) are described.

Table 65 ETH MII Signal Timing Parameters

Parameter	Symbol	SR	Values			Unit	Note / Test Condition
			Min.	Typ.	Max.		
Clock period, 10 Mbps	t_7	SR	400	–	–	ns	$C_L = 25 \text{ pF}$
Clock high time, 10 Mbps	t_8	SR	140	–	260	ns	
Clock low time, 10 Mbps	t_9	SR	140	–	260	ns	
Clock period, 100 Mbps	t_7	SR	40	–	–	ns	
Clock high time, 100 Mbps	t_8	SR	14	–	26	ns	
Clock low time, 100 Mbps	t_9	SR	14	–	26	ns	
Input setup time	t_{10}	SR	10	–	–	ns	
Input hold time	t_{11}	SR	10	–	–	ns	
Output valid time	t_{12}	CC	0	–	25	ns	




Figure 53 ETH MII Signal Timing

www.infineon.com

Published by Infineon Technologies AG