# E. Renesas Electronics America Inc - UPD78F1007GK-GAJ-AX Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	78K/0R
Core Size	16-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	50
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1007gk-gaj-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-3 shows the types of pin I/O circuits and the recommended connections of unused pins.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/TI00	8-R	I/O	Input: Independently connect to EVDD or EVSS via a resistor.
P01/TO00	5-AG		Output: Leave open.
P10/TI02/TO02	8-R		
P11/TI03/TO03			
P12/TI04/TO04/RTCDIV/ RTCCL			
P13/TI05/TO05			
P14/TI06/TO06 Note 1			
P15/TI07/TO07 Note 1			
P16			
P17			
P20/ANI0 to P27/ANI7 <sup>Note 2</sup>	11-G		Input: Independently connect to AVREF or AVss via a resistor. Output: Leave open.
P30/SO10/TxD1	5-AG		Input: Independently connect to EVDD or EVSS via a resistor. Output: Leave open.
P31/SI10/RxD1/SDA10/ INTP1	5-AN		<pre><when n-ch="" open-drain=""> Set the port output latch to 0 and leave open with low level out put.</when></pre>
P32/SCK10/SCL10/INTP2			
P33	5-AG		Input: Independently connect to EV <sub>DD</sub> or EV <sub>SS</sub> via a resistor. Output: Leave open.
P40/TOOL0	8-R		<when debugging="" enabled="" is="" on-chip=""> Pull this pin up (pulling it down is prohibited). <when debugging="" disabled="" is="" on-chip=""> Input: Independently connect to EVDD or EVSS via a resistor. Output: Leave open.</when></when>
P41/TOOL1			Input: Independently connect to $EV_{DD}$ or $EV_{SS}$ via a resistor.
P42	5-AG		Output: Leave open.
P43			
P50/TI06/TO06 Note 3	8-R		
P51/TI07/TO07 Note 3			
P52/RTC1HZ/SLTI/SLTO			
P53	5-AG		

## Table 2-3. Connection of Unused Pins (1/3)

Notes 1. TI06/TO06 and TI07/TO07 are shared with P50 and P51, respectively, in products other than the 78K0R/KE3-L.

- 2. P20/ANI0 to P27/ANI7 are set in the digital input port mode after release of reset.
- **3.** TI06/TO06 and TI07/TO07 are shared with P14 and P15, respectively, in the 78K0R/KE3-L.

**Remark** With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.



#### 4.3.3 Table indirect addressing

#### [Function]

Table indirect addressing specifies a table address in the CALLT table area (0080H to 00BFH) with the 5-bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16-bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the 78K0R microcontrollers, branching is enabled only to the 64 KB space from 00000H to 0FFFFH.



Figure 4-29. Outline of Table Indirect Addressing





### Figure 5-3. Block Diagram of P10 to P15

Note 40-pin product of the 78K0R/KC3-L does not have a RTCDIV/RTCCL pin.

- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR××: Write signal

Remark With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.



Figure 6-41. Block Diagram of P111



- P11: Port register 11
- PU11: Pull-up resistor option register 11
- PM11: Port mode register 11
- RD: Read signal
- WR××: Write signal





Figure 6-43. Block Diagram of P121 and P122

CMC: Clock operation mode control register RD: Read signal



- Remark fx: X1 clock oscillation frequency
  - fін: Internal high-speed oscillation clock frequency
  - fiH20: 20 MHz internal high-speed oscillation clock frequency
  - fEx: External main system clock frequency
  - fмх: High-speed system clock frequency
  - fMAIN: Main system clock frequency
  - fxr: XT1 clock oscillation frequency
  - fsub: Subsystem clock frequency
  - fclk: CPU/peripheral hardware clock frequency
  - fil: Internal low-speed oscillation clock frequency

## 7.3 Registers Controlling Clock Generator

The following eight registers are used to control the clock generator.

- Clock operation mode control register (CMC)
- System clock control register (CKC)
- Clock operation status control register (CSC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- 20 MHz internal high-speed oscillation control register (DSCCTL)
- Peripheral enable registers 0, 1, 2<sup>Note</sup> (PER0, PER1, PER2<sup>Note</sup>)
- Operation speed mode control register (OSMC)

Note The PER2 register is only mounted in the 78K0R/KC3-L, 78K0R/KD3-L, and 78K0R/KE3-L.

#### (1) Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121, X2/EXCLK/P122, XT1/P123, and XT2/P124<sup>Note</sup> pins, and to select a gain of the oscillator.

The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release. This register can be read by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Note The 78K0R/KC3-L (40-pin) doesn't have the XT1 and XT2 oscillator.



## Table 7-4. CPU Clock Transition and SFR Register Setting Examples (4/6)

# (9) CPU clock changing from high-speed system clock (C) to subsystem clock (D) (products other than 78K0R/KC3-L (40-pin))

(Setting sequence of SFR registers)			
Setting Flag of SFR Register	CSC Register	Waiting for Oscillation	CKC Register
Status Transition	XTSTOP	Stabilization	CSS
$(C) \to (D)$	0	Necessary	1

Unnecessary if the CPU is operating with the subsystem clock

## (10) CPU clock changing from subsystem clock (D) to internal high-speed oscillation clock (B) (products other than 78K0R/KC3-L (40-pin))

(Setting sequence of SFR registers)			•		
Setting Flag of SFR Register	CSC Register	CKC Register			
Status Transition	HIOSTOP	MCM0	CSS		
$(D) \to (B)$	0	0	0		

Unnecessary if the CPU is operating with the internal high-speed oscillation clock Unnecessary if this register is already set

Remark (A) to (K) in Table 7-4 correspond to (A) to (K) in Figure 7-19.



Table 9-2 shows the relationship between the setting value of the AMPM bit, the hour count register (HOUR) value, and time.

24-Hour Displa	ay (AMPM = 1)	12-Hour Displa	ay (AMPM = 0)
Time	HOUR Register	Time	HOUR Register
0	00H	0 a.m.	12H
1	01H	1 a.m.	01H
2	02H	2 a.m.	02H
3	03H	3 a.m.	03H
4	04H	4 a.m.	04H
5	05H	5 a.m.	05H
6	06H	6 a.m.	06H
7	07H	7 a.m.	07H
8	08H	8 a.m.	08H
9	09H	9 a.m.	09H
10	10H	10 a.m.	10H
11	11H	11 a.m.	11H
12	12H	0 p.m.	32H
13	13H	1 p.m.	21H
14	14H	2 p.m.	22H
15	15H	3 p.m.	23H
16	16H	4 p.m.	24H
17	17H	5 p.m.	25H
18	18H	6 p.m.	26H
19	19H	7 p.m.	27H
20	20H	8 p.m.	28H
21	21H	9 p.m.	29H
22	22H	10 p.m.	30H
23	23H	11 p.m.	31H

## Table 9-2. Displayed Time Digits

The HOUR register value is set to 12-hour display when the AMPM bit is "0" and to 24-hour display when the AMPM bit is "1".

In 12-hour display, the fifth bit of the HOUR register displays 0 for AM and 1 for PM.



#### (5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale -3/2LSB) when the digital output changes from 1.....110 to 1.....111.

#### (6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

#### (7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.



#### Figure 13-20. Integral Linearity Error



#### Figure 13-19. Full-Scale Error



#### Figure 13-21. Differential Linearity Error



#### (8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained. The sampling time is included in the conversion time in the characteristics table.

#### (9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.





## (2) Baud rate error during transmission

The baud rate error of UART (UART0 to UART4) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Baud rate error) = (Calculated baud rate value)  $\div$  (Target baud rate)  $\times$  100 – 100 [%]

Here is an example of setting a UART baud rate at fcLK = 20 MHz.

UART Baud Rate	fclk = 20 MHz								
(Target Baud Rate)	Operation Clock (fmck)	SDRmn[15:9]	Calculated Baud Rate	Error from Target Baud Rate					
300 bps	fclk/2 <sup>9</sup>	64	300.48 bps	+0.16 %					
600 bps	fc⊥ĸ/2 <sup>8</sup>	64	600.96 bps	+0.16 %					
1200 bps	fclk/2 <sup>7</sup>	64	1201.92 bps	+0.16 %					
2400 bps	fclk/2 <sup>6</sup>	64	2403.85 bps	+0.16 %					
4800 bps	fc∟ĸ/2⁵	64	4807.69 bps	+0.16 %					
9600 bps	fc⊥ĸ/2⁴	64	9615.38 bps	+0.16 %					
19200 bps	fclk/2³	64	19230.8 bps	+0.16 %					
31250 bps	fclk/2³	39	31250.0 bps	±0.0 %					
38400 bps	fclk/2²	64	38461.5 bps	+0.16 %					
76800 bps	fclk/2	64	76923.1 bps	+0.16 %					
153600 bps	fclk	64	153846 bps	+0.16 %					
312500 bps	fськ	31	312500 bps	±0.0 %					

**Remark** m: Unit number (m = 0 to 2), n: Channel number (n = 0, 2)

 $\begin{array}{ll} & 78 \text{KOR/KC3-L}, 78 \text{KOR/KD3-L}, 78 \text{KOR/KE3-L}: & \text{mn} = 00, 02 \\ & 78 \text{KOR/KF3-L} \ (\mu \ \text{PD78F1010}, 78 \text{F1011}, 78 \text{F1012}): & \text{mn} = 00, 02, 10, 12 \\ & 78 \text{KOR/KF3-L} \ (\mu \ \text{PD78F1027}, 78 \text{F1028}): & \text{mn} = 00, 02, 10, 12, 20 \\ & 78 \text{KOR/KG3-L} \ (\mu \ \text{PD78F1013}, 78 \text{F1014}): & \text{mn} = 00, 02, 10, 12 \\ & 78 \text{KOR/KG3-L} \ (\mu \ \text{PD78F1029}, 78 \text{F1030}): & \text{mn} = 00, 02, 10, 12, 20 \\ \end{array}$ 



## Table 14-17. Relationship between register settings and pins (Channel 0 of unit 2: CSI40, UART4 transmission)

SE	MD	MD	SOE	SO	СКО	TXE	RXE	PM	P50	PM	P51	PM	P52	Operation mode		Pin Functio	n
20 Note 1	202	201	20	20	20	20	20	50		51 Note 2	11016 2	52			SCK40/ INTP1/ P50	SI40/ RxD4/ INTP2/ P51 <sup>Note 2</sup>	SO40/ TxD4/ TO00/P52
0	0	0	0	1	1	0	0	× Note 3	× Note 3	× Note 3	× Note 3	× Note 3	× Note 3	Operation stop mode	INTP1/ P50	INTP2/ P51	TO00/P52
	0	1														INTP2/ P51/RxD4	
1	0	0	0	1	1	0	1	1	×	1	×	× Note 3	× Note 3	Slave CSI40 reception	SCK40 (input)	SI40	TO00/P52
			1	0/1 Note 4	1	1	0	1	×	× Note 3	× Note 3	0	1	Slave CSI40 transmission	SCK40 (input)	INTP2/P51	SO40
			1	0/1 Note 4	1	1	1	1	×	1	×	0	1	Slave CSI40 transmission/ reception	SCK40 (input)	SI40	SO40
			0	1	0/1 Note 4	0	1	0	1	1	×	× Note 3	× Note 3	Master CSI40 reception	SCK40 (output)	SI40	TO00/P52
			1	0/1 Note 4	0/1 Note 4	1	0	0	1	× Note 3	× Note 3	0	1	Master CSI40 transmission	SCK40 (output)	INTP2/P51	SO40
			1	0/1 Note 4	0/1 Note 4	1	1	0	1	1	×	0	1	Master CSI40 transmission/ reception	SCK40 (output)	SI40	SO40
	0	1	1	0/1 Note 4	1	1	0	× Note 3	× Note 3	× Note 3	× Note 3	0	1	UART4 transmission <sup>Note 5</sup>	INTP1/ P50	INTP2/ P51/RxD4	TxD4

#### (µPD78F1027, 78F1028, 78F1029, 78F1030 only)

- **Notes 1.** Serial channel enable register 2 (SE2) is a read-only status register which is set using serial channel start register 2 (SS2) and serial channel stop register 2 (ST2).
  - When channel 1 of unit 2 is set to UART4 reception, this pin becomes an RxD4 function pin (refer to Table 14-18). In this case, operation stop mode or UART4 transmission must be selected for channel 0 of unit 2.
  - 3. This pin can be set as a port function pin.
  - This is 0 or 1, depending on the communication operation. For details, refer to 14.3 (12) Serial output register m (SOm).
  - 5. When using UART4 transmission and reception in a pair, set channel 1 of unit 2 to UART4 reception (refer to **Table 14-18**).

Remark X: Don't care



## (13) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the STCEN bit.

Remark	STT bit:	Bit 1 of IICA control register 0 (IICCTL0)
	SPT bit:	Bit 0 of IICA control register 0 (IICCTL0)
	IICRSV bit:	Bit 0 of IICA flag register (IICF)
	IICBSY bit:	Bit 6 of IICA flag register (IICF)
	STCF bit:	Bit 7 of IICA flag register (IICF)
	STCEN bit:	Bit 1 of IICA flag register (IICF)



## 17.2 Configuration of DMA Controller

The DMA controller includes the following hardware.

Item	Configuration
Address registers	<ul> <li>DMA SFR address registers 0, 1 (DSA0, DSA1)</li> <li>DMA RAM address registers 0, 1 (DRA0, DRA1)</li> </ul>
Count register	• DMA byte count registers 0, 1 (DBC0, DBC1)
Control registers	<ul> <li>DMA mode control registers 0, 1 (DMC0, DMC1)</li> <li>DMA operation control register 0, 1 (DRC0, DRC1)</li> </ul>

Table 17-1.	Configuration	of DMA	Controller
	ooninguruuon		00110101101

#### (1) DMA SFR address register n (DSAn)

This is an 8-bit register that is used to set an SFR address that is the transfer source or destination of DMA channel n.

Set the lower 8 bits of the SFR addresses FFF00H to FFFFFH.

This register is not automatically incremented but fixed to a specific value.

In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.

The DSAn register can be read or written in 8-bit units. However, it cannot be written during DMA transfer.

Reset signal generation clears this register to 00H.

#### Figure 17-1. Format of DMA SFR Address Register n (DSAn)

Address: FFFB0H (DSA0), FFFB1H (DSA1) After reset: 00H R/W

	7	6	5	4	3	2	1	0
DSAn								

**Remark** n: DMA channel number (n = 0, 1)



Interrupt	Interrupt Request Flag		Interrupt Mask F	lag	Priority Specification Flag	
Source		Register		Register		Register
INTWDTI	WDTIIF	IF0L	WDTIMK	MKOL	WDTIPR0, WDTIPR1	PR00L,
INTLVI	LVIIF		LVIMK		LVIPR0, LVIPR1	PR10L
INTP0	PIF0		PMK0		PPR00, PPR10	
INTP1	PIF1		PMK1		PPR01, PPR11	
INTP2	PIF2		PMK2		PPR02, PPR12	
INTP3	PIF3		РМК3		PPR03, PPR13	
INTP4	PIF4		PMK4		PPR04, PPR14	
INTP5	PIF5		PMK5		PPR05, PPR15	
INTCMP0	CMPIF0	IF0H	CMPMK0	МК0Н	CMPPR00, CMPPR10	PR00H,
INTCMP1	CMPIF1		CMPMK1		CMPPR01, CMPPR11	PR10H
INTDMA0	DMAIF0		DMAMK0		DMAPR00, DMAPR10	
INTDMA1	DMAIF1		DMAMK1		DMAPR01, DMAPR11	
INTST0 <sup>Note 1</sup>	STIF0 <sup>Note 1</sup>		STMK0 <sup>Note 1</sup>		STPR00, STPR10 <sup>Note 1</sup>	
INTCSI00 <sup>Note 1</sup>	CSIIF00 <sup>Note 1</sup>		CSIMK00 <sup>Note 1</sup>		CSIPR000,	
					CSIPR100 <sup>Note 1</sup>	
INTSR0 <sup>Note 2</sup>	SRIF0 <sup>Note 2</sup>		SRMK0 <sup>Note 2</sup>		SRPR00, SRPR10 <sup>Note 2</sup>	
INTCSI01 <sup>Note 2</sup>	CSIIF01 <sup>Note 2</sup>		CSIMK01 <sup>Note 2</sup>		CSIPR001, CSIPR101 <sup>Note 2</sup>	
INTSRE0	SREIF0		SREMK0		SREPR00, SREPR10	

Table 18-2. Flags Corresponding to Interrupt Request Sources (1/2)

- **Notes 1.** Do not use UART0 and CSI00 at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INST0 and INTCSI00 is generated, bit 5 of the IF0H register is set to 1. Bit 5 of the MK0H, PR00H, and PR10H registers supports these two interrupt sources.
  - Do not use UART0 and CSI01 at the same time because they share flags for the interrupt request sources.
     If one of the interrupt sources INSR0 and INTCSI01 is generated, bit 6 of the IF0H register is set to 1. Bit 6 of the MK0H, PR00H, and PR10H registers supports these two interrupt sources.



#### (1) Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon reset signal generation.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

The IF0L, IF0H, IF1L, IF1H, IF2L, and IF2H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the IF0L and IF0H registers, the IF1L and IF1H registers, and the IF2L and IF2H registers are combined to form 16-bit registers IF0, IF1, and IF2, they can be set by a 16-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

#### Figure 18-7. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H) (1/2)

Address: FFFE0H After reset: 00H R/W										
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
IF0L	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	WDTIIF		
Address: FFFE1H After reset: 00H R/W										
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
IF0H	SREIF0	SRIF0	STIF0	DMAIF1	DMAIF0	SREIF3	SRIF3	STIF3		
		CSIIF01	CSIIF00							
Address: FFI	FE2H After	reset: 00H	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
IF1L	TMIF03	TMIF02	TMIF01	TMIF00	IICAIF	SREIF1	SRIF1	STIF1		
								CSIIF10		
								IICIF10		
Address: FFI	FE3H After	reset: 00H	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
IF1H	TMIF04	TMIF13	PIF6	STIF2	KRIF	RTCIIF	RTCIF	ADIF		
				CSIIF20						
				IICIF20						
Address: FFFD0H After reset: 00H R/W										
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
IF2L	PIF10	PIF9	PIF8	PIF7	SRIF2	TMIF07	TMIF06	TMIF05		

# (4) External interrupt rising edge enable registers (EGP0, EGP1), external interrupt falling edge enable registers (EGN0, EGN1)

These registers specify the valid edge for INTP0 to INTP11.

The EGP0, EGP1, EGN0, and EGN1 registers can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

## Figure 18-10. Format of External Interrupt Rising Edge Enable Registers (EGP0, EGP1) and External Interrupt Falling Edge Enable Registers (EGN0, EGN1)

Address: FFF38H After reset: 00H R/W										
Symbol	7	6	5	4	3	2	1	0		
EGP0	EGP7	EGP6	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0		
Address: FFF39H After reset: 00H R/W										
Symbol	7	6	5	4	3	2	1	0		
EGN0	EGN7	EGN6	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0		
Address: FFF	Address: FFF3AH After reset: 00H R/W									
Symbol	7	6	5	4	3	2	1	0		
EGP1	0	0	0	0	EGP11	EGP10	EGP9	EGP8		
Address: FFF	-3BH After	reset: 00H	R/W							
Symbol	7	6	5	4	3	2	1	0		
EGN1	0	0	0	0	EGN11	EGN10	EGN9	EGN8		
	EGPn	EGNn	INTPn pin valid edge selection ( $n = 0$ to 11)							
	0	0	Edge detection disabled							
	0	1	Falling edge							
	1	0	Rising edge							
	1	1	Both rising and falling edges							

Table 18-5 shows the ports corresponding to the EGPn and EGNn bits.





## Figure 18-15. Examples of Multiple Interrupt Servicing (2/2)

Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled

Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request

Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

- PR = 00: Specify level 0 with  $\times$  PR1 $\times$  = 0,  $\times$  PR0 $\times$  = 0 (higher priority level)
- PR = 01: Specify level 1 with  $\times$  PR1 $\times$  = 0,  $\times$  PR0 $\times$  = 1

PR = 10: Specify level 2 with  $\times$  PR1 $\times$  = 1,  $\times$  PR0 $\times$  = 0

- PR = 11: Specify level 3 with  $\times$  PR1 $\times$  = 1,  $\times$  PR0 $\times$  = 1 (lower priority level)
- IE = 0: Interrupt request acknowledgment is disabled
- IE = 1: Interrupt request acknowledgment is enabled.



Reset Source Flag	RESET Input	Reset by POC	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by INIRF	Reset by LVI
TRAP bit	Cleared (0)	Cleared (0)	Set (1)	Held	Held	Held
WDRF bit			Held	Set (1)	Held	Held
INIRF bit			Held	Held	Set (1)	Held
LVIRF bit			Held	Held	Held	Set (1)

Table 21-3. RESF Register Status When Reset Request Is Generated



## 23.4 Operation of Low-Voltage Detector

The low-voltage detector can be used in the following two modes.

#### (1) Used as reset (LVIMD = 1)

- If LVISEL = 0, compares the supply voltage (V<sub>DD</sub>) and detection voltage (V<sub>LVI</sub>), generates an internal reset signal when V<sub>DD</sub> < V<sub>LVI</sub>, and releases internal reset when V<sub>DD</sub> ≥ V<sub>LVI</sub>.
- If LVISEL = 1, compares the input voltage from the external input pin (EXLVI) and detection voltage (VEXLVI = 1.21 V ±0.1 V), generates an internal reset signal when EXLVI < VEXLVI, and releases internal reset when EXLVI ≥ VEXLVI.</li>
  - **Remark** The low-voltage detector (LVI) can be set to ON by an option byte by default. If it is set to ON to raise the power supply from the POC detection voltage (V<sub>POR</sub> = 1.61 V (TYP.)) or lower, the internal reset signal is generated when the supply voltage (V<sub>DD</sub>) < detection voltage (V<sub>LVI</sub> = 2.07 V  $\pm$ 0.2 V). After that, the internal reset signal is generated when the supply voltage (V<sub>DD</sub>) < detection voltage (V<sub>LVI</sub> = 2.07 V  $\pm$ 0.2 V). After that, the internal reset signal is generated when the supply voltage (V<sub>DD</sub>) < detection voltage (V<sub>LVI</sub> = 2.07 V  $\pm$ 0.2 V).

## (2) Used as interrupt (LVIMD = 0)

- If LVISEL = 0, compares the supply voltage (V<sub>DD</sub>) and detection voltage (V<sub>LVI</sub>). When V<sub>DD</sub> drops lower than V<sub>LVI</sub> (V<sub>DD</sub> < V<sub>LVI</sub>) or when V<sub>DD</sub> becomes V<sub>LVI</sub> or higher (V<sub>DD</sub> ≥ V<sub>LVI</sub>), generates an interrupt signal (INTLVI).
- If LVISEL = 1, compares the input voltage from the external input pin (EXLVI) and detection voltage (VEXLVI = 1.21 V ±0.1 V). When EXLVI drops lower than VEXLVI (EXLVI < VEXLVI) or when EXLVI becomes VEXLVI or higher (EXLVI ≥ VEXLVI), generates an interrupt signal (INTLVI).</li>

While the low-voltage detector is operating, whether the supply voltage or the input voltage from an external input pin is more than or less than the detection level can be checked by reading the low-voltage detection flag (LVIF: bit 0 of the low-voltage detection register (LVIM)).

Remark LVIMD bit: Bit 1 of the LVIM register LVISEL bit: Bit 2 of the LVIM register



Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

(5)	Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (1/2)
	$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD0} = \text{EV}_{DD1} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Transfer rate		reception	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$				<b>f</b> мск/6	bps
			$2.7~V \leq V_b \leq 4.0~V$	fclк = 20 MHz, fмcк = fclк			3.3	Mbps
			$2.7~V \leq V_{\text{DD}} < 4.0~V,$				fмск/6	bps
			$2.3~V \leq V_b \leq 2.7~V$	fclк = 20 MHz, fмcк = fclк			3.3	Mbps

## Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks 1. V<sub>b</sub>[V]: Communication line voltage
  - **2.** q: UART number (q = 0 to 2, 4), g: PIM and POM number (g = 0, 1, 14)
  - **3.** fMCK: Serial array unit operation clock frequency
     (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0 to 2), n: Channel number (n = 0 to 3))
  - **4.** V<sub>IH</sub> and V<sub>IL</sub> below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.

 $4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V; \ V_{IH} = 2.2 \ V, \ V_{IL} = 0.8 \ V \\ 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V; \ V_{IH} = 2.0 \ V, \ V_{IL} = 0.5 \ V$ 

