E. Renesas Electronics America Inc - UPD78F1008GA-HAB-AX Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0R
Core Size	16-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	50
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1008ga-hab-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2.14 P140 to P145 (port 14)

P140 to P145 function as an I/O port. These pins also function as timer I/O, external interrupt request input, clock/buzzer output, serial interface data I/O, and clock I/O.

Input to the P142 and P143 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 14 (PIM14).

Output from the P142 to P144 pins can be specified as normal CMOS output or N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 14 (POM14).

	78K0R/KF3-L	78K0R/KG3-L
	(µ PD78F10xx: xx = 10, 11, 12,	(μ PD78F10xx: xx = 13, 14,
	27, 28)	29, 30)
P140/PCLBUZ0/INTP6		\checkmark
P141/PCLBUZ1/INTP7	Note 1	\checkmark
P142/SCK20/SCL20		
P143/SI20/RxD2/SDA20		\checkmark
P144/SO20/TxD2	\checkmark	\checkmark
P145/TI07/TO07	Note 2	

Notes 1. PCLBUZ/INTP7 is shared with P55, in the 78K0R/KF3-L.

2. TI07/TO07 is shared with P54, in the 78K0R/KF3-L.

The following operation modes can be specified in 1-bit units.

(1) Port mode

P140 to P145 function as an I/O port. P140 to P145 can be set to input or output port in 1-bit units using port mode register 14 (PM14). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 14 (PU14).

(2) Control mode

P140 to P145 function as timer I/O, external interrupt request input, clock/buzzer output, serial interface data I/O, and clock I/O.

(a) INTP6, INTP7

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(b) PCLBUZ0, PCLBUZ1

These are the clock/buzzer output pins.

(c) TI07

This is a pin for inputting an external count clock/capture trigger to 16-bit timer 07.

(d) TO07

This is a timer output pin of 16-bit timer 07.

(e) SI20

This is a serial data input pin of serial interface CSI20.

(f) SO20

This is a serial data output pin of serial interface CSI20.





Figure 4-24. Configuration of General-Purpose Registers

(a) Function name

(b) Absolute name



4.4.7 Based addressing

[Function]

Based addressing uses the contents of a register pair specified with the instruction word as a base address, and 8bit immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
-	[HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specifiable)
_	word[B], word[C] (only the space from F0000H to FFFFFH is specifiable)
_	word[BC] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register)
_	ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)
_	ES:word[BC] (higher 4-bit addresses are specified by the ES register)

Figure 4-39. Example of [SP+byte]







Figure 5-8. Block Diagram of P33

- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR××: Write signal





Figure 5-16. Block Diagram of P71 and P74

WR××: Write signal

Remark With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.





Figure 6-20. Block Diagram of P45

- P4: Port register 4
- PU4: Pull-up resistor option register 4
- PM4: Port mode register 4
- RD: Read signal
- WR××: Write signal



7.6.7 Condition before changing CPU clock and processing after changing CPU clock

Condition before changing the CPU clock and processing after changing the CPU clock are shown below.

CPU Clock		Condition Before Change	Processing After Change
Before Change	After Change		
Internal high- speed oscillation clock	X1 clock	Stabilization of X1 oscillation • OSCSEL = 1, EXCLK = 0, MSTOP = 0 • After elapse of oscillation stabilization time	Operating current can be reduced by stopping internal high-speed oscillator (HIOSTOP = 1).
	External main system clock	Enabling input of external clock from the EXCLK pin • OSCSEL = 1, EXCLK = 1, MSTOP = 0	
	Subsystem clock	Stabilization of XT1 oscillation • OSCSELS = 1, XTSTOP = 0 • After elapse of oscillation stabilization time	
	20 MHz internal high-speed oscillation clock	 Stabilization of DSC oscillation with 20 MHz set by using the option byte V_{DD} ≥ 2.7 V After elapse of oscillation stabilization time (100 μs) after setting to DSCON = 1 SELDSC = 1 	_
X1 clock	Internal high- speed oscillation clock	Oscillation of internal high-speed oscillator • HIOSTOP = 0	X1 oscillation can be stopped (MSTOP = 1).
	External main system clock	Transition not possible (To change the clock, set it again after executing reset once.)	_
	Subsystem clock	Stabilization of XT1 oscillation • OSCSELS = 1, XTSTOP = 0 • After elapse of oscillation stabilization time	X1 oscillation can be stopped (MSTOP = 1).
	20 MHz internal high-speed oscillation clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	_
External main system clock	Internal high- speed oscillation clock	Oscillation of internal high-speed oscillator • HIOSTOP = 0	External main system clock input can be disabled (MSTOP = 1).
	X1 clock	Transition not possible (To change the clock, set it again after executing reset once.)	_
	Subsystem clock	Stabilization of XT1 oscillation • OSCSELS = 1, XTSTOP = 0 • After elapse of oscillation stabilization time	External main system clock input can be disabled (MSTOP = 1).
	20 MHz internal high-speed oscillation clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	-

Table 7-5. Changing CPU Clock (1/2)

Note The 78K0R/KC3-L (40-pin) doesn't have the subsystem clock.

Figure 8-28. Format of Noise Filter Enable Registers 1, 2 (NFEN1, NFEN2) (78K0R/KF3-L, 78K0R/KG3-L) (2/2)

Address: F00	61H After re	eset: 00H R/	W									
Symbol	7	6	5	4	3	2	1	0				
NFEN1	TNFEN07	TNFEN06	TNFEN05	TNFEN04	TNFEN03	TNFEN02	TNFEN01	TNFEN00				
					1	1	1	J				
Address: F00	62H After re	eset: 00H R/	W									
Symbol	7	6	5	4	3	2	1	0				
NFEN2	0	0	0	0	TNFEN13	TNFEN12	TNFEN11	TNFEN10				
	TNFEN02		Enable/dis	able using nois	e filter of TI02/	TO02/P17 pin i	nput signal					
	0	Noise filter OF	F									
	1	Noise filter ON	N									
		1										
	TNFEN01		Enable/disable	e using noise fil	ter of TI01/TO	01/INTP5/P16 p	oin input signal					
	0	Noise filter OF	F									
	1	Noise filter ON	N									
		1										
	TNFEN00		Enable/di	sable using no	ise filter of the	following pin in	put signal					
				78K0R/KF3	-L: SCK41"""/1	[100/P53 pin						
				78K0H	/KG3-L: TI00/F	200 pin						
	0	Noise filter OF	-F									
	1	Noise filter Of	N									
	TNEEN13	Enable/disable using noise filter of TI13/TO13/P67 nin input signal										
	0											
	1	Noise filter Of	N									
			·									
	TNFEN12	Enable/disable using noise filter of TI12/TO12/P66 pin input signal										
	0	Noise filter OF	F	_								
	1	Noise filter ON	N									
		•										
	TNFEN11		Enable/dis	able using nois	e filter of TI11/	TO11/P65 pin i	nput signal					
	0	Noise filter OF	F									
1 Noise filter ON												
	TNFEN10		Enable/dis	able using nois	e filter of TI10/	TO10/P64 pin i	nput signal					
	0	Noise filter OF	-F									

Note $\overline{\text{SCK41}}$ pin is only mounted in the μ PD78F1027 and 78F1028.

Noise filter ON

1

Remarkm: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)However, in case of the timer output pin (TOmn), mn changes as below.78K0R/KC3-L (40-pin):mn = 02 to 0778K0R/KC3-L (44-pin, 48-pin):mn = 00 to 0778K0R/KD3-L, 78K0R/KE3-L:mn = 00 to 0778K0R/KF3-L, 78K0R/KG3-L:mn = 00 to 07, 10 to 13p: Slave channel numberNoteWhen m = 0: Master channel n = 0, 2, 4, 6, n \leq 7When m = 1: Master channel n = 0, 2, n \leq 3(Where p is a consecutive integer greater than n)

Note Since there is no function of timer I/O, the channel 1 in the 78K0R/KC3-L (40-pin) can not be used as the slave channel.







(11) Month count register (MONTH)

The MONTH register is an 8-bit register that takes a value of 1 to 12 (decimal) and indicates the count value of months.

It counts up when the day counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Even if the day count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 12 to this register in BCD code. If a value outside the range is set, the register value returns to the normal value after 1 period.

The MONTH register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 01H.

Figure 9-12. Format of Month Count Register (MONTH)

Address: FFF97H After reset: 01H R/W

Symbol	7	6	5	4	3	2	1	0
MONTH	0	0	0	MONTH10	MONTH8	MONTH4	MONTH2	MONTH1

(12) Year count register (YEAR)

The YEAR register is an 8-bit register that takes a value of 0 to 99 (decimal) and indicates the count value of years. It counts up when the month count register (MONTH) overflows.

Values 00, 04, 08, ..., 92, and 96 indicate a leap year.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Even if the MONTH register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 99 to this register in BCD code. If a value outside the range is set, the register value returns to the normal value after 1 period.

The YEAR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 9-13. Format of Year Count Register (YEAR)

Address: FFF	98H After re	eset: 00H R/	N					
Symbol	7	6	5	4	3	2	1	0
YEAR	YEAR80	YEAR40	YEAR20	YEAR10	YEAR8	YEAR4	YEAR2	YEAR1



Time of Alarm				Day				12-Hour Display			y	24-Hour Display			
	Sunday	Monday	Tuesday	Wednesday	/ Thursday	Friday	Saturday	Hour	Hour	Minute	Minute	Hour	Hour	Minute	Minute
								10	1	10	1	10	1	10	1
	W	W	W	W	W	W	W								
	W	W	W	W	W	W	W								
	0	1	2	3	4	5	6								
Every day, 0:00 a.m.	1	1	1	1	1	1	1	1	2	0	0	0	0	0	0
Every day, 1:30 a.m.	1	1	1	1	1	1	1	0	1	3	0	0	1	3	0
Every day, 11:59 a.m.	1	1	1	1	1	1	1	1	1	5	9	1	1	5	9
Monday through	0	1	1	1	1	1	0	3	2	0	0	1	2	0	0
Friday, 0:00 p.m.															
Sunday, 1:30 p.m.	1	0	0	0	0	0	0	2	1	3	0	1	3	3	0
Monday, Wednesday,	0	1	0	1	0	1	0	3	1	5	9	2	3	5	9
Friday, 11:59 p.m.															

Here is an example of setting the alarm.



(3) Comparator n control register (CnCTL)

This register is used to control the operation of comparator n, enable or disable comparator output, reverse the output, and set the noise elimination width.

The CnCTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-5. Format of Comparator n Control Register (CnCTL)

Address: F0241H (C0CTL), F0242H (C1CTL) After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	0
CnCTL	CnEN	0	0	CnOE	CnINV	CnDFS2	CnDFS1	CnDFS0

CnEN	Comparator operation control
0	Stops operation
1	Enables operation
	Enables input to the external pins on the positive and negative sides of comparator n Notes 1, 2

CnOE	Enabling or disabling of comparator output
0	Disables output (output signal = fixed to low level)
1	Enables output

CnINV	Output reversal setting
0	Forward
1	Reverse Note 3

CnDFS2	CnDFS1	CnDFS0	Noise elimination width setting (fcLK = 20 MHz)
0	0	0	Noise filter unused
0	0	1	250 ns
0	1	0	500 ns
0	1	1	1 µs
1	0	0	2 µs
Other than the above		ove	Setting prohibited

(Notes, Cautions, and Remarks are listed on the next page.)



<R>

Figure 14-102. Example of Contents of Registers for Data Transmission of Simplified I²C (IIC10, IIC20)(2/2)

(f)	Serial channel start register	m (SSm)	Do not manipulate t	this register during data
-----	-------------------------------	---------	---------------------	---------------------------

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 ×	SSm2 0/1 Note 1	SSm1 ×	SSm0 0/1 Note 2

transmission/reception.

Notes 1. Serial array unit 0 only.

2. The value varies depending on the communication data during communication operation.

 Remarks 1.
 m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 10, 20)
 78K0R/KC3-L, 78K0R/KD3-L, 78K0R/KE3-L:
 mn = 02, r = 10
 mn = 02, 10, r = 10, 20
 mn = 02, r = 10
 mn = 02
 mn = 02<

2. Setting disabled (set to the initial value)
 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 0/1: Set to 0 or 1 depending on the usage of the user





Figure 14-107. Flowchart of Data Reception

Caution ACK is not output when the last data is received (NACK). Communication is then completed by setting "1" to the STmn bit of serial channel stop register m (STm) to stop operation and generating a stop condition.



17.4.2 Transfer mode

The following four modes can be selected for DMA transfer by using bits 6 and 5 (DRSn and DSn) of DMA mode control register n (DMCn).

DRSn	DSn	DMA Transfer Mode
0	0	Transfer from SFR of 1-byte data (fixed address) to RAM (address is incremented by +1)
0	1	Transfer from SFR of 2-byte data (fixed address) to RAM (address is incremented by +2)
1	0	Transfer from RAM of 1-byte data (address is incremented by +1) to SFR (fixed address)
1	1	Transfer from RAM of 2-byte data (address is incremented by +2) to SFR (fixed address)

By using these transfer modes, up to 1024 bytes of data can be consecutively transferred by using the serial interface, data resulting from A/D conversion can be consecutively transferred, and port data can be scanned at fixed time intervals by using a timer.

17.4.3 Termination of DMA transfer

When DBCn = 00H and DMA transfer is completed, the DSTn bit is automatically cleared to 0. An interrupt request (INTDMAn) is generated and transfer is terminated.

When the DSTn bit is cleared to 0 to forcibly terminate DMA transfer, DMA byte count register n (DBCn) and DMA RAM address register n (DRAn) hold the value when transfer is terminated.

The interrupt request (INTDMAn) is not generated if transfer is forcibly terminated.

Remark n: DMA channel number (n = 0, 1)



23.4 Operation of Low-Voltage Detector

The low-voltage detector can be used in the following two modes.

(1) Used as reset (LVIMD = 1)

- If LVISEL = 0, compares the supply voltage (V_{DD}) and detection voltage (V_{LVI}), generates an internal reset signal when V_{DD} < V_{LVI}, and releases internal reset when V_{DD} ≥ V_{LVI}.
- If LVISEL = 1, compares the input voltage from the external input pin (EXLVI) and detection voltage (VEXLVI = 1.21 V ±0.1 V), generates an internal reset signal when EXLVI < VEXLVI, and releases internal reset when EXLVI ≥ VEXLVI.
 - **Remark** The low-voltage detector (LVI) can be set to ON by an option byte by default. If it is set to ON to raise the power supply from the POC detection voltage (V_{POR} = 1.61 V (TYP.)) or lower, the internal reset signal is generated when the supply voltage (V_{DD}) < detection voltage (V_{LVI} = 2.07 V \pm 0.2 V). After that, the internal reset signal is generated when the supply voltage (V_{DD}) < detection voltage (V_{LVI} = 2.07 V \pm 0.2 V). After that, the internal reset signal is generated when the supply voltage (V_{DD}) < detection voltage (V_{LVI} = 2.07 V \pm 0.2 V).

(2) Used as interrupt (LVIMD = 0)

- If LVISEL = 0, compares the supply voltage (V_{DD}) and detection voltage (V_{LVI}). When V_{DD} drops lower than V_{LVI} (V_{DD} < V_{LVI}) or when V_{DD} becomes V_{LVI} or higher (V_{DD} ≥ V_{LVI}), generates an interrupt signal (INTLVI).
- If LVISEL = 1, compares the input voltage from the external input pin (EXLVI) and detection voltage (VEXLVI = 1.21 V ±0.1 V). When EXLVI drops lower than VEXLVI (EXLVI < VEXLVI) or when EXLVI becomes VEXLVI or higher (EXLVI ≥ VEXLVI), generates an interrupt signal (INTLVI).

While the low-voltage detector is operating, whether the supply voltage or the input voltage from an external input pin is more than or less than the detection level can be checked by reading the low-voltage detection flag (LVIF: bit 0 of the low-voltage detection register (LVIM)).

Remark LVIMD bit: Bit 1 of the LVIM register LVISEL bit: Bit 2 of the LVIM register





Figure 23-10. Timing of Low-Voltage Detector Interrupt Signal Generation (Bit: LVISEL = 1)

- Notes 1. The LVIMK flag is set to "1" by reset signal generation.
 - 2. The interrupt request signal (INTLVI) is generated and the LVIF and LVIIF flags may be set (1).
 - 3. If LVI operation is disabled (clears the LVION bit) when the input voltage of the external input pin (EXLVI) is less than or equal to the detection voltage (VEXLVI), an interrupt request signal (INTLVI) is generated and the LVIIF flag may be set to 1.
- Remark <1> to <7> in Figure 23-10 above correspond to <1> to <7> in the description of "When starting operation" in 23.4.2 (2) When detecting level of input voltage from external input pin (EXLVI).

Examples of the recommended connection when using the adapter for flash memory writing are shown below.







2. Connect SI/RxD or SO/TxD when using QB-MINI2.



Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

31.6 Peripheral Functions Characteristics

31.6.1 Serial array unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output) ($T_A = -40$ to $+85^{\circ}C$, 1.8 V \leq VDD $= EVDD0 = EVDD1 \leq 5.5$ V, Vss = EVss0 = EVss1 = AVss = 0 V)

		,				
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			fмск/6	bps
		$f_{CLK} = 20 \text{ MHz}, f_{MCK} = f_{CLK},$			3.3	Mbps
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$				

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. q: UART number (q = 0 to 4), g: PIM and POM number (g = 0, 1, 14)

fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number (m = 0 to 2), n: Channel number (n = 0 to 3))

