



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	50
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 16x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f410r8t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Periphe	rals	STM32 F410 T8Y	STM32 F410 TBY	STM32 F410 C8U	STM32 F410 CBU	STM32 F410 C8T	STM32 F410 CBT	STM32 F410 R8T	STM32 F410 RBT	STM32 F410 R8I	STM32 F410 RBI	
Flash memory in	Kbytes	64	128	64	128	64	128	64	128	64	128	
SRAM in Kbytes	System					3	2					
	General- purpose					2	4					
Timers	Low-power timer		1									
	Advanced- control		1									
Random number	generator		1									
	SPI/ I <sup>2</sup> S	1			3							
Communication interfaces	l <sup>2</sup> C	2	2				:	3				
	USART		2	3								
GPIOs		2	23 36						50			
12-bit ADC							1					
Number of chann	iels	2	1		1	0			1	16		
12-bit DAC Number of chann	iels		1 1									
Maximum CPU fr	requency					100	MHz					
Operating voltage		1.7 to	9.6 V	1.8 to	9.6 V	1.7 to	9.6 V	1.8 to	9.6 V	1.7 to	93.6 V	
Operating tempo	ratures	Ambient temperatures: - 40 to +85 °C / - 40 to + 105 °C / - 40 to + 125 °C										
Operating tempe					Junction	temperatu	ire: -40 to	+ 130 °C				
Package		WLC	SP36	UFQF	PN48	LQF	P48	LQF	P64	UFB	GA64	

Table 2. STM32F410x8/B features and peripheral counts





Figure 2. STM32F410x8/B block diagram

1. The timers connected to APB2 are clocked from TIMxCLK up to 100 MHz, while the timers connected to APB1 are clocked from TIMxCLK up to 100 MHz.



DocID028094 Rev 5

USART name	Standard features	Modem (RTS/CTS)	LIN	SPI master	irDA	Smartcard (ISO 7816)	Max. baud rate in Mbit/s (oversampling by 16)	Max. baud rate in Mbit/s (oversampling by 8)	APB mapping
USART1	х	X <sup>(1)</sup>	x	х	х	Х	6.25	12.5	APB2 (max. 100 MHz)
USART2	х	X <sup>(1)</sup>	x	X <sup>(1)</sup>	х	X <sup>(1)</sup>	3.12	6.25	APB1 (max. 50 MHz)
USART6 (1)	x	N.A	x	X <sup>(1)(2)</sup>	х	X <sup>(1)(2)</sup>	6.25	12.5	APB2 (max. 50 MHz)

 Table 7. USART feature comparison

1. Not available on WLCSP36 package.

2. Not available on UFQFPN48 package.

## 3.23 Serial peripheral interface (SPI)

The devices feature three SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1 and SPI5 can communicate at up to 50 Mbit/s, SPI2 can communicate at up to 25 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

## 3.24 Inter-integrated sound (I<sup>2</sup>S)

Three standard  $I^2S$  interfaces (multiplexed with SPI1 to SPI5) are available. They can be operated in master or slave mode, in simplex communication modes and can be configured to operate with a 16-/32-bit resolution as an input or output channel. All the I2Sx audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I<sup>2</sup>Sx can be served by the DMA controller.

## 3.25 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.



- Triangular-wave generation
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor

The DAC channel is triggered through TIM6 update output that is also connected to different DMA channels.

## 3.30 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

### 3.31 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F410x8/B through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using any high-speed channel available. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.





Figure 7. UFQFPN48 pinout

1. The above figure shows the package top view.

Figure 8. UFBGA64 pinout

	1	2	3	4	5	6	7	8	
A	PC14- OSC32_IN	VBAT	PB9	BOOT0	PB3	PC12	PA15	PA12	
В	PC15- OSC32_OUT	PC13- ANTI_TAMP	PB8	PB7	PB11	PC11	PA14	PA9	
с	PH0 - OSC_IN	VSS	PDR_ON	PB6	PB4	PC10	PA13	PA8	
D	PH1 - OSC_OUT	VDD	PC0	PB5	PC3	VSS	PA11	PC9	
E	NRST	PC1	PC2	VDD	VDD	PA10	PC7	PC8	
F	VSSA	PC3	PA2	PA5	PB0	PC6	PB15	PB14	
G	VREF+	PA0-WKUP	PA3	PA6	PC4	PB1	PB10	PB13	
н	VDDA	PA1	PA4	PA7	PC5	PB2	VCAP_1	PB12	
									MSv43092V1

1. The above figure shows the package top view.



42/142

DocID028094 Rev 5

5

	Table 10. Alternate function mapping (continued)																
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	SYS_AF	TIM1/LPTIM1	TIM5	TIM9/ TIM11	I2C1/I2C2 /I2C4	SPI1/I2S1/S PI2/I2S2	SPI1/I2S1/ SPI2/I2S2/ SPI5/I2S5	USART1/ USART2	USART6	12C2/ 12C4	-	-	-	-	-	SYS_AF
	PB0	-	TIM1_CH2N	-	-	-	-	SPI5_SCK/ I2S5_CK	-	-	-	-	-	-	-	-	EVENTOUT
	PB1	-	TIM1_CH3N	-	-	-	-	SPI5_NSS/ I2S5_WS	-	-	-	-	-	-	-	-	EVENTOUT
	PB2	-	LPTIM1_OUT	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT
	PB3	JTDO- SWO	-	-	-	I2C4_ SDA	SPI1_SCK/I 2S1_CK	-	USART1_ RX	-	I2C2_ SDA	-	-	-	-	-	EVENTOUT
	PB4	JTRST	-	-	-	-	SPI1_MISO	-	-	-	-	-	-	-	-	-	EVENTOUT
	PB5	-	LPTIM1_IN1	-	-	I2C1_ SMBA	SPI1_MOSI /I2S1_SD	-	-	-	-	-	-	-	-	-	EVENTOUT
	PB6	-	LPTIM1_ETR	-	-	I2C1_ SCL	-	-	USART1_ TX	-	-	-	-	-	-	-	EVENTOUT
	PB7	-	LPTIM1_IN2	-	-	I2C1_ SDA	-	-	USART1_ RX	-	-	-	I	-	-	ŀ	EVENTOUT
Port B	PB8	-	LPTIM1_OUT	-	-	I2C1_ SCL	-	SPI5_MOSI /I2S5_SD	-	-	-	-	-	-	-	-	EVENTOUT
	PB9	-	-	-	TIM11_ CH1	I2C1_ SDA	SPI2_NSS/ I2S2_WS	-	-	-	I2C2_ SDA	-	-	-	-	-	EVENTOUT
	PB10	-	-	-	-	I2C2_ SCL	SPI2_SCK/ I2S2_CK	I2S1_MCK	-	-	I2C4_ SCL	-	-	-	-	-	EVENTOUT
	PB11	TRACED3	-	TIM5_ CH4	-	I2C2_ SDA	I2S2_CKIN	-	-	-	-	-	-	-	-	-	EVENTOUT
	PB12	-	TIM1_BKIN	TIM5_ CH1	-	I2C2_ SMBA	SPI2_NSS/ I2S2_WS	-	-	-	-	-	-	-	-	-	EVENTOUT
	PB13	-	TIM1_CH1N	-	-	I2C4_ SMBA	SPI2_SCK /I2S2_CK	-	-	-	-	-	-	-	-	-	EVENTOUT
	PB14	-	TIM1_CH2N	-	-	I2C4_ SDA	SPI2_MISO	-	_	-	-	-	-	-	-	-	EVENTOUT
	PB15	RTC_ 50Hz	TIM1_CH3N	-	-	I2C4_ SCL	SPI2_MOSI /I2S2_SD	-	-	-	-	-	-	-	-	-	EVENTOUT

Pinouts and pin description

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LQFP48	-	-	364	
	Maximum allowed package	package LQFP64		-	435	Ī
	power dissipation at $T_{A} = 85 $ °C (range 6) or 105 °C	UFQFPN48	-	-	606	
	(range 7) <sup>(7)</sup>	WLCSP36	-	-	328	Ī
D		UFBGA64	-	-	253	m\//
۳D		LQFP48	-	-	91	11100
		LQFP64	-	-	108	Ī
	Power dissipation at T <sub>A</sub> = 125 °C for range 3 <sup>(7)</sup>	UFQFPN48	-	-	151	Ī
		WLCSP36	-	-	81	
		UFBGA64	-	-	63	
	Ambient temperature for	Maximum power dissipation	-40	-	85	
	range 6	Low power dissipation <sup>(8)</sup>	-40	-	105	
т	Ambient temperature for	Maximum power dissipation	-40	-	105	
IA	range 7	Low power dissipation <sup>(8)</sup>	-40	-	125	
	Ambient temperature for	Maximum power dissipation	-40	-	110	°C
	range 3	Low power dissipation <sup>(8)</sup>	-40	-	130	Ī
		Range 6	-40	-	105	
TJ	Junction temperature range	Range 7	-40	-	125	Î.
10		Range 3	-40	-	130	Ì

Table 15. General operating conditions (continued)

1. V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).

2. When the ADC is used, refer to Table 66: ADC characteristics.

- 3. If VREF+ pin is present, it must respect the following condition: VDDA-VREF+ < 1.2 V.
- 4. It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and power-down operation.
- 5. Guaranteed by test in production.
- 6. To sustain a voltage higher than VDD+0.3, the internal Pull-up and Pull-Down resistors must be disabled
- 7. If T<sub>A</sub> is lower, higher P<sub>D</sub> values are allowed as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub>.
- 8. In low power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$ .



#### 6.3.2 VCAP\_1 external capacitor

Stabilization for the main regulator is achieved by connecting the external capacitor  $C_{\text{EXT}}$  to the VCAP\_1 pin.

C<sub>EXT</sub> is specified in *Table 17*.



1. Legend: ESR is the equivalent series resistance.

Table 17. VCAP	_1	operating	conditions
----------------	----	-----------	------------

Symbol	Symbol Parameter		
CEXT	Capacitance of external capacitor	4.7 μF	
ESR ESR of external capacitor		< 1 Ω	

#### 6.3.3 Operating conditions at power-up/power-down (regulator ON)

Subject to general operating conditions for T<sub>A</sub>.

#### Table 18. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Мах	Unit
+	V <sub>DD</sub> rise time rate	20	8	uc//
۷DD	V <sub>DD</sub> fall time rate	∞	μ5/ ν	

#### 6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for T<sub>A</sub>.

#### Table 19. Operating conditions at power-up / power-down (regulator OFF)<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Мах	Unit
+	V <sub>DD</sub> rise time rate	Power-up	20	8	
tvdd	V <sub>DD</sub> fall time rate	Power-down	20	8	ue/\/
t <sub>VCAP</sub>	V <sub>CAP_1</sub> rise time rate	Power-up	20	8	μ5/ ν
	V <sub>CAP_1</sub> fall time rate	Power-down	20	8	

1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when  $V_{\text{DD}}$  reach below 1.08 V.



#### 6.3.5 Embedded reset and power control block characteristics

The parameters given in *Table 20* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage @ 3.3V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
		PLS[2:0]=000 (rising edge)	2.09	2.14	2.19				
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08				
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37				
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25				
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51				
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39				
		PLS[2:0]=011 (rising edge)	2.54	2.60	2.65				
V	Programmable voltage	PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	V			
VPVD	detector level selection	PLS[2:0]=100 (rising edge)	2.70	2.76	2.82	v			
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71				
		2.93	2.99						
		PLS[2:0]=101 (falling edge)	2.65	2.84	3.02				
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10				
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99				
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21				
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09				
V <sub>PVDhyst</sub> <sup>(2)</sup>	PVD hysteresis	-	-	100	-	mV			
M	Power-on/power-down	Falling edge	1.60 <sup>(1)</sup>	1.68	1.76	V			
V POR/PDR	reset threshold	Rising edge	1.64	1.72	1.80	V			
V <sub>PDRhyst</sub> <sup>(2)</sup>	PDR hysteresis	-	-	40	-	mV			
V	Brownout level 1	Falling edge	2.13	2.19	2.24				
VBOR1	threshold	Rising edge	2.23	2.29	2.33				
V	Brownout level 2	Falling edge	2.44	2.50	2.56	V			
VBOR2	threshold	Rising edge	2.53	2.59	2.63	v			
V	Brownout level 3	Falling edge	2.75	2.83	2.88				
VBOR3	threshold	Rising edge	2.85	2.92	2.97	-			
V <sub>BORhyst</sub> <sup>(2)</sup>	BOR hysteresis	-	-	100	-	mV			
T <sub>RSTTEMPO</sub>	POR reset timing	-	0.5	1.5	3.0	ms			

Table 20. E	Embedded reset and	power control blo	ock characteristics
-------------	--------------------	-------------------	---------------------



			£	Valtaria	PLL	Тур	Max <sup>(2)</sup>				
Symbol	Parameter	Conditions	<sup>T</sup> HCLK (MHz)	scale	(MHz) (1)	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	T <sub>A</sub> = 125 °C	Unit
			100	S1	200	8.0	8.2 <sup>(5)</sup>	9.0	9.4 <sup>(6)</sup>	10.2 <sup>(5)</sup>	
		enabled <sup>(3)(4)</sup> ,	84	S2	168	6.5	6.7	7.4	7.7	8.5	
		External clock,	64	S3	128	4.6	4.7	5.2	5.5	6.3	
		memory in Deep	50	S3	100	3.7	3.9	4.3	4.6	5.4	
		power down	25	S3	100	2.2	2.3	2.6	2.9	3.8	
		mode	20	S3	160	2.1	2.2	2.5	2.8	3.6	
	All periph	All peripherals	16	S3	off	1.1	1.2	1.5	1.9	2.7	
I <sub>DD</sub>	Supply current in <b>Sleep</b>	HSI, PLL OFF, Flash memory in Deep power down mode	1	S3	off	0.3	0.4	0.7	1.1	1.9	mA
	mode		100	S1	200	8.4	8.7	9.5	9.9	10.7	
		All peripherals	84	S2	168	6.9	7.1	7.7	8.1	8.9	
		enabled <sup>(3)(4)</sup> , External clock	64	S3	128	4.9	5.1	5.5	5.9	6.7	
		PLL ON, Flash	50	S3	100	4.0	4.2	4.6	4.9	5.7	
		memory ON	25	S3	100	2.5	2.6	2.9	3.2	4.0	
			20	S3	160	2.4	2.5	2.7	3.1	3.9	
		All peripherals	16	S3	off	1.4	1.4	1.8	2.2	3.0	
		PLL OFF, Flash memory ON	1	S3	off	0.6	0.6	1.0	1.3	2.0	

Table 28. Typical and maximum current consumption in Sleep mode -  $V_{DD}$  = 3.6 V



#### 6.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Symbol	Ratings	Conditions		Class	Maximum value <sup>(2)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C conforming to ANSI/JEDEC JS-001		2	2000	
	Electrostatic discharge voltage (charge device		UFQFPN48	4	500	
		$T_A = +25$ °C conforming to ANSI/ESD STM5.3.1	WLCSP36	3	250	V
V <sub>ESD(CDM)</sub>			LQFP48	4	500	
	model)		LQPF64	4	500	
			UFBGA64	TBD	TBD	

#### Table 52. ESD absolute maximum ratings<sup>(1)</sup>

1. TBD stands for "to be defined".

2. Guaranteed by characterization.

#### Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

#### Table 53. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +125 \text{ °C conforming to JESD78A}$	II level A

#### 6.3.15 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.



DocID028094 Rev 5

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub> = +8 mA 2.7 V ≤V <sub>DD</sub> ≤3.6 V	V <sub>DD</sub> -0.4	-	V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub> =+8 mA 2.7 V ≤V <sub>DD</sub> ≤3.6 V	2.4	-	V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +20 mA	-	1.3 <sup>(4)</sup>	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	2.7 V ≤V <sub>DD</sub> ≤3.6 V	V <sub>DD</sub> -1.3 <sup>(4)</sup>	-	v
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +6 mA	-	0.4 <sup>(4)</sup>	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	1.8 V ≤V <sub>DD</sub> ≤3.6 V	V <sub>DD</sub> -0.4 <sup>(4)</sup>	-	v
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +4 mA	-	0.4 <sup>(5)</sup>	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	1.7 V ≤V <sub>DD</sub> ≤3.6 V	V <sub>DD</sub> -0.4 <sup>(5)</sup>	-	v

Table 56.	Output	voltage	charact	eristics
-----------	--------	---------	---------	----------

1. The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *Table 13*. and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I<sub>IO</sub> current sourced by the device must always respect the absolute maximum rating specified in Table 13 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>.

- 4. Guaranteed by characterization results.
- 5. Guaranteed by design.

#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 28* and *Table 57*, respectively.

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 15*.

OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
	f <sub>max(IO)out</sub>		C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	4	
		Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	2	MHz
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	8	
00			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	4	
	t <sub>f(IO)out</sub> / t <sub>r(IO)out</sub>	Output high to low level fall time and output low to high level rise time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.7 V to 3.6 V	-	-	100	ns

Table 57. I/O AC characteristics<sup>(1)(2)</sup>



		-				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>a(SO</sub> )	Data output access time	Slave mode	7	-	21	ns
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	5	-	12	ns
+	Data output valid time	Slave mode (after enable edge), 2.7 V < $V_{DD}$ < 3.6 V	-	11	13	ns
۲v(SO)		Slave mode (after enable edge), 1.7 V < $V_{DD}$ < 3.6 V	-	11	18.5	ns
t <sub>h(SO)</sub>	Data output hold time	Slave mode (after enable edge), 1.7 V < $V_{DD}$ < 3.6 V	8	-	-	ns
t <sub>v(MO)</sub>	Data output valid time	Master mode (after enable edge)	-	4	6	ns
t <sub>h(MO)</sub>	Data output hold time	Master mode (after enable edge)	0	-	-	ns

fable 64. SP	l dynamic	characteristics <sup>(1)</sup>	(continued)
--------------	-----------	--------------------------------	-------------

1. Guaranteed by characterization.

2. Maximum frequency in Slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while Duty(SCK) = 50%







		J ADC			
Symbol	Parameter	Test conditions	Тур	Max <sup>(2)</sup>	Unit
ET	Total unadjusted error		±2	±5	
EO	Offset error	] f <sub>ADC</sub> = 30 MHz,   R <sub>AIN</sub> < 10 kΩ	±1.5	±2.5	
EG	Gain error	$V_{DDA} = 2.4$ to 3.6 V,	±1.5	±4	LSB
ED	Differential linearity error	$V_{REF} = 1.7$ to 3.6 V, $V_{DDA} - V_{REF} < 1.2$ V	±1	±2	
EL	Integral linearity error		±1.5	±3	

#### Table 68. ADC accuracy at $f_{ADC} = 30 \text{ MHz}^{(1)}$

1. Better performance could be achieved in restricted  $V_{\text{DD}},$  frequency and temperature ranges.

2. Guaranteed by characterization.

Symbol	Parameter	Test conditions	Тур	Max <sup>(2)</sup>	Unit
ET	Total unadjusted error		±4	±7	
EO	Offset error	$f_{ADC} = 36 \text{ MHz},$	±2	±3	
EG	Gain error	V <sub>DDA</sub> = 2.4 to 3.6 V, V <sub>REE</sub> = 1.7 to 3.6 V	±3	±6	LSB
ED	Differential linearity error	$V_{DDA} - V_{REF} < 1.2 V$	±2	±3	
EL	Integral linearity error		±3	±6	

### Table 69. ADC accuracy at $f_{ADC} = 36 \text{ MHz}^{(1)}$

1. Better performance could be achieved in restricted  $V_{\mbox{\scriptsize DD}},$  frequency and temperature ranges.

2. Guaranteed by characterization.

## Table 70. ADC dynamic accuracy at $f_{ADC}$ = 18 MHz - limited test conditions<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	fade =18 MHz	10.3	10.4	-	bits
SINAD	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 1.7 V$	64	64.2	-	
SNR	Signal-to-noise ratio	Input Frequency = 20 KHz	64	65	-	dB
THD	Total harmonic distortion	Temperature = 25 °C	-	-72	-67	

1. Guaranteed by characterization.

Table 71. ADC d	vnamic accuracy a	at fanc = 36 MHz -	limited test	conditions <sup>(1)</sup>
	jilallilo accalacy (			oonantionio

Symbol	Parameter Test conditions		Min	Тур	Max	Unit
ENOB	Effective number of bits	fade = 36 MHz	10.6	10.8	-	bits
SINAD	Signal-to noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 V$	66	67	-	
SNR THD	Signal-to noise ratio Total harmonic distortion	Input Frequency = 20 KHz Temperature = 25 °C	64	68	-	dB
			-	-72	-70	

1. Guaranteed by characterization.



	1	puonag	je meename				
Symbol	millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
А	0.525	0.555	0.585	0.0207	0.0219	0.0230	
A1	-	0.170	-	-	0.0069	-	
A2	-	0.380	-	-	0.0150	-	
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010 -		
b <sup>(3)</sup>	0.220	0.250	0.280	0.0087	0.0098 0.0110		
D	2.518	2.553	2.588	0.1012	0.1026 0.1039		
E	2.544	2.579	2.614	0.1050	0.1064 0.1078		
е	-	0.400	-	-	0.0157 -		
e1	-	2.000	-	-	0.0787 -		
e2	-	2.000	-	-	0.0787 -		
F	-	0.2765	-	-	0.0119	-	
G	-	0.2895	-	-	0.0138	-	
ааа	-	-	0.100	-	-	0.0039	
bbb	-	-	0.100	-	-	0.0039	
CCC	-	-	0.100	-	-	0.0039	
ddd	-	-	0.050	-	-	0.0020	
eee	-	-	0.050	-	-	0.0020	

# Table 79. WLCSP36 - 36-pin, 2.553 x 2.579 mm, 0.4 mm pitch wafer level chip scalepackage mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Back side coating.

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

# Figure 42. WLCSP36 - 36-pin, 2.553 x 2.579 mm, 0.4 mm pitch wafer level chip scale package recommended footprint

	AUSF_FP_VI



## 7.3 LQFP48 package information

Figure 47. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.



Cumhal	millimeters			inches <sup>(1)</sup>		
Зутвої	Min	Тур	Мах	Min	Тур	Мах
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087 0.0106	
с	0.090	-	0.200	0.0035	- 0.0079	
D	8.800	9.000	9.200	0.3465	0.3543 0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.080	-	-	0.0031

Table 82. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package
mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.







1. Dimensions are expressed in millimeters.



#### LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



# Appendix B Application block diagrams

## B.1 Sensor Hub application example



#### Figure 56. Sensor hub application example 1





DocID028094 Rev 5

