



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, HLVD, LCD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f65j94-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE TO. BETTOETERTOREOTOR								
Features	PIC18F95J94	PIC18F96J94	PIC18F97J94					
Operating Frequency		DC – 64 MHz						
Brogrom Momony (B) too)	32 K	64K	128K					
Flogram Memory (bytes)	(Up to	2 Mbytes with Extended	ed Memory)					
Program Memory (Instructions)	16,384	32,768	65,536					
Data Memory (Bytes)	4K	4K	4K					
Interrupt Sources	42		48					
I/O Ports	Por	ts A, B, C, D, E, F, G, H	H, J, K, L					
Parallel Communications		Parallel Slave Port (F	PSP)					
Timers		8						
Comparators		3						
LCD		480 pixels						
СТМИ		Yes						
RTCC		Yes						
Enhanced Capture/Compare/PWM Modules		3 ECCPs and 7 CC	Ps					
Serial Communications	Two MSSPs, Fo	our Enhanced USARTs	(EUSART) and USB					
12-Bit Analog-to-Digital Module		24 Input Channels	3					
Resets (and Delays)	POR, BOR, CM RESE	◻ Instruction, Stack Fu WDT (PWRT, OST	II, Stack Underflow, MCLR,					
Instruction Set	75 Instructions	, 83 with Extended Inst	ruction Set Enabled					
Packages		100-Pin TQFP						

### TABLE 1-3: DEVICE FEATURES FOR THE 100-PIN DEVICES

R/W-0	U-0	R/W-1	R/W-1	R-1	R-1	R/W-0 <sup>(1)</sup>	R/W-0		
IPEN	_	CM	RI	TO	PD	POR	BOR		
bit 7							bit 0		
[									
Legend:		HC = Hardwa	ire Clearable I	bit					
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own		
bit 7 IPEN: Interrupt Priority Enable Register bit 1 = Prioritized interrupts are enabled 0 = Prioritized interrupts are disabled									
bit 6	Unimpleme	nted: Read as	'0'						
bit 5	CM: Configu	ration Mismato	h Flag bit						
	1 = A Config 0 = A Config	uration Mismat uration Mismat	ch Reset has ch Reset occ	not occurred urred; must be	set in software	once the Reset	occurs		
bit 4	RI: RESET IN	struction Flag	bit						
	<ul> <li>1 = The RESET instruction was not executed (set by firmware only)</li> <li>0 = The RESET instruction was executed, causing a device Reset (must be set in software after a Brown-out Reset occurs)</li> </ul>								
bit 3	TO: Watchdo	og Time-out Fla	ag bit						
	1 = Set by po 0 = A WDT t	ower-up, CLRW ime-out occurr	DT instruction ed	or SLEEP instr	ruction				
bit 2	PD: Power-d	lown Detection	Flag bit						
	1 = Set by po 0 = Set by ex	ower-up or by t xecution of the	he CLRWDT in SLEEP instru	struction ction					
bit 1	POR: Power	on Reset Stat	us bit <sup>(1)</sup>						
	1 = A Power	-on Reset has	not occurred (	set by firmware	e only)				
	0 = A Power	-on Reset occu	irred (must be	e set in software	e after a Power-	on Reset occurs	S)		
bit 0	BOR: Brown	-out Reset Sta	tus bit						
	1 = A Brown 0 = A Brown	-out Reset has -out Reset occ	not occurred urred (must be	(set by firmwar e set in softwar	e only) e after a Brown	-out Reset occu	rs)		
Note 1:	<b>Note 1:</b> Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after a Power-on Reset).								

#### REGISTER 5-1: RCON: RESET CONTROL REGISTER

Register	Applicable Devices			Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
LCDREFL	64-pin	80-pin	100-pin	0000 -000	uuuu -uuu	uuuu -uuu
LCDSE7	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDSE6	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDSE5	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDSE4	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDSE3	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDSE2	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDSE1	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDSE0	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA63	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA62	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA61	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA60	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA59	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA58	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA57	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA56	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA55	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA54	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA53	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA52	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA51	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA50	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA49	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA48	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA47	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA46	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA45	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA44	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA43	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA42	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA41	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu
LCDDATA40	64-pin	80-pin	100-pin	0000 0000	uuuu uuuu	uuuu uuuu

#### TABLE 5-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged; x = unknown; - = unimplemented bit, read as '0'; q = value depends on condition. Shaded cells indicate that conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 4: See Table 5-2 for Reset value for specific condition.
- 5: Bits 7,6 are unimplemented on 64 and 80-pin devices.
- 6: If the VBAT is always powered, the DSGPx register values will remain unchanged after the first POR.

### 7.4 Erasing Flash Program Memory

The minimum erase block is 256 words or 512 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 512 bytes of program memory is erased. The Most Significant 12 bits of the TBLPTR<21:10> point to the block being erased; TBLPTR<9:0> are ignored.

The EECON1 register commands the erase operation. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation. For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

#### 7.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer register with address of row being erased.
- 2. Set the WREN and FREE bits (EECON1<2,4>) to enable the erase operation.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit; this will begin the erase cycle.
- The CPU will stall for the duration of the erase for TIE (see Parameter D133B).
- 8. Re-enable interrupts.

EXAMPLE 7-2:	ERASING A FLASH PROGRAM MEMORY ROW
--------------	------------------------------------

	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
ERASE_ROW			
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	0x55	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0xAA	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CCP10IE	CCP9IE	CCP8IE	CCP7IE	CCP6IE	CCP5IE	CCP4IE	ECCP3IE
bit 7						·	bit 0
Legend:	L :4		L :4			(O'	
R = Readable	DIT		DIC		nented bit, read		
-n = value at H	POR	"1" = Bit is set		$0^{\circ} = Bit is cle$	ared	x = Bit is unki	nown
bit 7	CCP10IE: CO	CP10 Interrupt	Enable bit				
	1 = Enabled 0 = Disabled						
bit 6	<b>CCP9IE:</b> CCI 1 = Enabled 0 = Disabled	P9 Interrupt En	able bit				
bit 5	<b>CCP8IE:</b> CCI 1 = Enabled 0 = Disabled	P8 Interrupt En	able bit				
bit 4	<b>CCP7IE:</b> CCI 1 = Enabled 0 = Disabled	P7 Interrupt En	able bit				
bit 3	CCP6IE: CCI 1 = Enabled 0 = Disabled	P6 Interrupt En	able bit				
bit 2	CCP5IE: CCI 1 = Enabled 0 = Disabled	P5 Interrupt Fla	ıg bit				
bit 1	<b>CCP4IE:</b> CCI 1 = Enabled 0 = Disabled	P4 Interrupt Fla	ıg bit				
bit 0	ECCP3IE: ECCP3 Interrupt Flag bit 1 = Enabled 0 = Disabled						

#### REGISTER 10-13: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
RDPU	REPU	RFPU	RGPU	RHPU	RJPU	RKPU	RLPU	
bit 7							bit 0	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkno	wn	
bit 7	RDPU: POR	ID Pull-up En	able bit					
	1 = PORTD 0 = All POR	pull-ups are er TD pull-ups are	abled for an disabled	ly input pad				
bit 6	REPU: POR	TE Pull-up Ena	able bit					
	1 = PORTE	pull-ups are er	abled for an	y input pad				
	0 = All POR	TE pull-ups are	disabled					
bit 5	RFPU: POR	TF Pull-up Ena	able bit					
	1 = PORTF	pull-ups are en	abled for an	y input pad				
	$0 = AII POR^{-1}$	TF pull-ups are	disabled					
bit 4	RGPU: POF	RTG Pull-up En	able bit					
	1 = PORTG	pull-ups are er	abled for an	iy input pad				
hit 3		TH Pull-up En	ahla hit					
bit 5	1 = PORTH		nabled for ar	ov input pad				
	0 = AII POR	TH pull-ups are	e disabled	iy input pau				
bit 2	RJPU: POR	TJ Pull-up Ena	ble bit					
	1 = PORTJ	pull-ups are er	abled for an	iy input pad				
	0 = AII POR	TJ pull-ups are	e disabled					
bit 1	RKPU: PORTK Pull-up Enable bit							
	1 = PORTK 0 = All POR	pull-ups are en TK pull-ups are	nabled for ar e disabled	ny input pad				
bit 0	RLPU: POR	TL Pull-up Ena	ble bit					
	1 = PORTL 0 = All POR	pull-ups are er TL pull-ups are	nabled for an e disabled	ny input pad				

### **REGISTER 11-1:** PADCFG1: PAD CONFIGURATION REGISTER 1<sup>(1)</sup>

**Note 1:** If a particular PORT is not available on a package, the corresponding RnPU register bit will be unimplemented and read back as '0'.

#### 11.8 PORTG, LATG and TRISG Registers

PORTG width varies depending on pin count. For 64- and 80-pin devices, PORTG is a 6-bit wide, bidirectional port. For 100-pin devices, PORTG is an 8-bit wide bidirectional port. The corresponding Data Direction and Output Latch registers are TRISG and LATG.

PORTG is multiplexed with the EUSART, and CCP, ECCP, Analog, Comparator, RTCC and Timer input functions (Table 11-7). When operating as I/O, all PORTG pins have Schmitt Trigger input buffers. The open-drain functionality for the CCPx and EUSARTx can be configured using ODCONx.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

#### EXAMPLE 11-7: **INITIALIZING PORTG**

	DODTC		Initialize DOPTC by
CURP	PORIG	΄.	Inicialize PORIG by
		i	clearing output
		;	data latches
BCF	CM1CON, CON	;	disable
		;	comparator 1
CLRF	LATG	;	Alternate method
		;	to clear output
		;	data latches
BANKSEL	ANCON2	;	Select bank with ACON2 register
MOVLW	OFOh	;	make AN16 to AN19
		;	digital
MOVWF	ANCON2		
BANKSEL	TRISG	;	Select bank with TRISG register
MOVLW	04h	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISG	;	Set RG1:RG0 as
		;	outputs
		;	RG2 as input
		;	RG4:RG3 as inputs

TADLE TT-7:	FURIGE	PORTG FUNCTIONS					
Pin Name	Function	TRIS Setting	I/O	l/O Type	Description		
RG0/RP46/AN8/	RG0	0	0	DIG	LATG<0> data output; not affected by analog input.		
SEG28/COM4		1	Ι	ST	PORTG<0> data input; disabled when analog input is enabled.		
	RP46	х	х	DIG	Reconfigurable Pin 46 for PPS-Lite; TRIS must be set to match input/ output of module.		
	AN8	1	Ι	ANA	A/D Input Channel 8. Default input configuration on POR; does not affect digital output.		
	SEG28	0	0	ANA	LCD Segment 28 output; disables all other pin functions.		
	COM4	x	0	ANA	LCD Common 4 output; disables all other outputs.		
RG1/RP39/	RG1	0	0	DIG	LATG<1> data output; not affected by analog input.		
AN19/SEG29/		1	I	ST	PORTG<1> data input; disabled when analog input is enabled.		
COMP -	RP39	х	х	DIG	Reconfigurable Pin 39 for PPS-Lite; TRIS must be set to match input/ output of module.		
	AN19	1	I	ANA	A/D Input Channel 19. Default input configuration on POR; does not affect digital output.		
	SEG29	0	0	ANA	LCD Segment 29 output; disables all other pin functions.		
	COM5	x	0	ANA	LCD Common 5 output; disables all other outputs.		
RG2/RP42/	RG2	0	0	DIG	LATG<2> data output; not affected by analog input.		
C3INA/AN18/ SEG30/COM6		1	Ι	ST	PORTG<2> data input; disabled when analog input is enabled.		
	RP42	x	x	DIG	Reconfigurable Pin 42 for PPS-Lite; TRIS must be set to match input/ output of module.		
	C3INA	1	-	ANA	Comparator 3 Input A.		
	AN18	1	I	ANA	A/D Input Channel 18. Default input configuration on POR; does not affect digital output.		
	SEG30	0	0	ANA	LCD Segment 30 output; disables all other pin functions.		
	COM6	x	0	ANA	LCD Common 6 output; disables all other outputs.		

O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, Legend: x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TADIE 44 7. DODTO ELINICTIONS

#### LCDPS: LCD PHASE REGISTER **REGISTER 13-3:** R/W-0 R/W-0 R-0 R-0 R/W-0 R/W-0 R/W-0 R/W-0 WFT LP3 LP1 LP0 BIASMD LCDA WA LP2 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '0' = Bit is cleared -n = Value at POR '1' = Bit is set x = Bit is unknown bit 7 WFT: Waveform Type Select bit 1 = Type-B waveform (phase changes on each frame boundary) 0 = Type-A waveform (phase changes within each common type) bit 6 BIASMD: Bias Mode Select bit When LMUX<2:0> = 000 or 011 through 111: 0 = Static Bias mode (LMUX<2:0> = 000) / 1/3 Bias mode (LMUX<2:0> = 011 through 111) (do not set this bit to '1') When LMUX<2:0> = 001 or 010: 1 = 1/2 Bias mode 0 = 1/3 Bias mode bit 5 LCDA: LCD Active Status bit 1 = LCD driver module is active 0 = LCD driver module is inactive bit 4 WA: LCD Write Allow Status bit 1 = Writes into the LCDDATAx registers is allowed 0 = Writes into the LCDDATAx registers is not allowed bit 3-0 LP<3:0>: LCD Prescaler Select bits 1111 = 1:16 1110 = 1:15 1101 = 1:14 1100 = 1:131011 = 1:12 1010 = 1:11 1001 = 1:10 1000 = 1:9 0111 = 1:8 0110 = 1:7 0101 = 1:6 0100 = 1:5 0011 = 1:4 0010 = 1:3 0001 = 1:2 0000 = 1:1

### REGISTER 17-18: ALRMMIN: ALARM MINUTES VALUE REGISTER

	(7 (2) (1)			(III <b>O</b> ) (00)			
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Iown
bit 7	Unimplemer	ted: Read as '	0'				
hit 6-4	MINTEN<2.0	> Binary Code	d Decimal Val	lue of Minute's	Tens Digit hits		

#### (ALRMVALH when ALRMPTR<1:0> = 00)

	Ommplemented. Read as 0
bit 6-4	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.

#### REGISTER 17-19: ALRMSEC: ALARM SECONDS VALUE REGISTER (ALRMVALL when ALRMPTR<1:0> = 00)

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented: Read as '0'

bit 6-4SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits<br/>Contains a value from 0 to 5.

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits Contains a value from 0 to 9.

#### 17.2.4 LEAP YEAR

Since the year range on the RTCC module is 2000 to 2099, the leap year calculation is determined by any year divisible by four in the above range. Only February is affected in a leap year.

February will have 29 days in a leap year and 28 days in any other year.

#### 17.2.5 GENERAL FUNCTIONALITY

All Timer registers containing a time value of seconds or greater are writable. The user configures the time by writing the required year, month, day, hour, minutes and seconds to the Timer registers, via register pointers. (See Section 17.2.8 "Register Mapping".)

The timer uses the newly written values and proceeds with the count from the required starting point.

The RTCC is enabled by setting the RTCEN bit (RTC-CON1<7>). If enabled, while adjusting these registers, the timer still continues to increment. However, any time the MINSEC register is written to, both of the timer prescalers are reset to '0'. This allows fraction of a second synchronization.

The Timer registers are updated in the same cycle as the WRITE instruction's execution by the CPU. The user must ensure that when RTCEN = 1, the updated registers will not be incremented at the same time. This can be accomplished in several ways:

- By checking the RTCSYNC bit (RTCCON1<4>)
- By checking the preceding digits from which a carry can occur
- By updating the registers immediately following the seconds pulse (or an alarm interrupt)

The user has visibility to the half-second field of the counter. This value is read-only and can be reset only by writing to the lower half of the SECONDS register.

#### 17.2.6 SAFETY WINDOW FOR REGISTER READS AND WRITES

The RTCSYNC bit indicates a time window during which the RTCC clock domain registers can be safely read and written without concern about a rollover. When RTCSYNC = 0, the registers can be safely accessed by the CPU.

Whether RTCSYNC = 1 or 0, the user should employ a firmware solution to ensure that the data read did not fall on a rollover boundary, resulting in an invalid or partial read. This firmware solution would consist of reading each register twice and then comparing the two values. If the two values matched, then a rollover did not occur.

#### 17.2.7 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RTCCON1<5>) must be set.

To avoid accidental writes to the RTCC Timer register, it is recommended that the RTCWREN bit (RTCCON1<5>) be kept clear when not writing to the register. For the RTCWREN bit to be set, there is only one instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN. For that reason, it is recommended that users follow the code example in Example 17-1.

#### EXAMPLE 17-1: SETTING THE RTCWREN BIT

movlw	0x55	
movwf	EECON2	
movlw	0xAA	
movwf	EECON2	
bsf	RTCCON1, RTCWREN	

#### 17.2.8 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Timer registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTRx bits (RTCCON1<1:0>) to select the required Timer register pair.

By reading or writing to the RTCVALH register, the RTCC Pointer value (RTCPTR<1:0>) decrements by '1' until it reaches '00'. When '00' is reached, the MINUTES and SECONDS value is accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 17-3:	<b>RTCVALH AND RTCVALL</b>
	REGISTER MAPPING

DTCDTD-1.0	RTCC Value Register Window					
KIGPIK-1.02	RTCVALH	RTCVALL				
00	MINUTES	SECONDS				
01	WEEKDAY	HOURS				
10	MONTH	DAY				
11	—	YEAR				

The Alarm Value register windows (ALRMVALH and ALRMVALL) use the ALRMPTR bits (ALRMCFG<1:0>) to select the desired Alarm register pair.

By reading or writing to the ALRMVALH register, the Alarm Pointer value, ALRMPTR<1:0>, decrements by '1' until it reaches '00'. When it reaches '00', the ALRMMIN and ALRMSEC values are accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.



#### FIGURE 19-2: COMPARE MODE OPERATION BLOCK DIAGRAM

### 26.4.2 CAPACITANCE CALIBRATION

There is a small amount of capacitance from the internal A/D Converter sample capacitor, as well as stray capacitance from the circuit board traces and pads that affect the precision of capacitance measurements. A measurement of the stray capacitance can be taken by making sure the desired capacitance to be measured has been removed.

After removing the capacitance to be measured:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT (= 1).
- 3. Wait for a fixed delay of time, *t*.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.
- 6. Calculate the stray and A/D sample capacitances:

$$COFFSET = CSTRAY + CAD = (I \bullet t)/V$$

Where:

- I is known from the current source measurement step
- · t is a fixed delay
- V is measured by performing an A/D conversion

This measured value is then stored and used for calculations of time measurement or subtracted for capacitance measurement. For calibration, it is expected that the capacitance of CSTRAY + CAD is approximately known; CAD is approximately 4 pF.

An iterative process may be required to adjust the time, t, that the circuit is charged to obtain a reasonable voltage reading from the A/D Converter. The value of t may be determined by setting COFFSET to a theoretical value and solving for t. For example, if CSTRAY is theoretically calculated to be 11 pF, and V is expected to be 70% of VDD or 2.31V, t would be:

or 63 µs.

See Example 26-3 for a typical routine for CTMU capacitance calibration.

#### EXAMPLE 26-4: CTMU ROUTINE FOR CAPACITIVE TOUCH SWITCH

```
#include "pl8cxxx.h"
#define COUNT 500
                                         //@ 8MHz = 125uS.
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define OPENSW 1000
                                         //Un-pressed switch value
#define TRIP 300
                                         //Difference between pressed
                                         //and un-pressed switch
#define HYST 65
                                         //amount to change
                                         //from pressed to un-pressed
#define PRESSED 1
#define UNPRESSED 0
int main(void)
ł
   unsigned int Vread;
                                         //storage for reading
   unsigned int switchState;
   int i;
    //assume CTMU and A/D have been setup correctly
    //see Example 25-1 for CTMU & A/D setup
   setup();
   CTMUCONbits.CTMUEN = 1;
                                         //Enable the CTMU
   CTMUCONbits.IDISSEN = 1;
                                         //drain charge on the circuit
                                         //wait 125us
   DELAY;
   CTMUCONbits.IDISSEN = 0;
                                         //end drain of circuit
   CTMUCON3bits.EDG1STAT = 1;
                                         //Begin charging the circuit
                                         //using CTMU current source
                                         //wait for 125us
   DELAY;
   CTMUCON3bits.EDG1STAT = 0;
                                         //Stop charging circuit
   PIR1bits.ADIF = 0;
                                         //make sure A/D Int not set
   ADCON1Lbits.SAMP=1;;
                                         //and begin A/D conv.
   while(!PIR1bits.ADIF);
                                         //Wait for A/D convert complete
   Vread = ADRES;
                                         //Get the value from the A/D
    if(Vread < OPENSW - TRIP)
    {
       switchState = PRESSED;
   else if(Vread > OPENSW - TRIP + HYST)
    {
       switchState = UNPRESSED;
    }
```

#### 27.4 Buffer Descriptors and the Buffer Descriptor Table

The registers in Bank 13 are used specifically for endpoint buffer control in a structure known as the Buffer Descriptor Table (BDT). This provides a flexible method for users to construct and control endpoint buffers of various lengths and configuration.

The BDT is composed of Buffer Descriptors (BD) which are used to define and control the actual buffers in the USB RAM space. Each BD, in turn, consists of four registers, where n represents one of the 64 possible BDs (range of 0 to 63):

- BDnSTAT: BD STATUS Register
- BDnCNT: BD Byte Count Register
- · BDnADRL: BD Address Low Register
- BDnADRH: BD Address High Register

BDs always occur as a four-byte block in the sequence, BDnSTAT:BDnCNT:BDnADRL:BDnADRH. The address of BDnSTAT is always an offset of (4n - 1, in hexadecimal) from D00h, with n being the buffer descriptor number.

Depending on the buffering configuration used (Section 27.4.4 "Ping-Pong Buffering"), there are up to 32, 33 or 64 sets of buffer descriptors. At a minimum, the BDT must be at least 8 bytes long. This is because the USB Specification mandates that every device must have Endpoint 0 with both input and output for initial setup. Depending on the endpoint and buffering configuration, the BDT can be as long as 256 bytes.

Although they can be thought of as Special Function Registers, the Buffer Descriptor Status and Address registers are not hardware mapped, as conventional microcontroller SFRs in Bank 15 are. If the endpoint corresponding to a particular BD is not enabled, its registers are not used. Instead of appearing as unimplemented addresses, however, they appear as available RAM. Only when an endpoint is enabled by setting the UEPn<1> bit does the memory at those addresses become functional as BD registers. As with any address in the data memory space, the BD registers have an indeterminate value on any device Reset.

Figure 27-5 provides an example of a BD for a 64-byte buffer, starting at 500h. A particular set of BD registers is only valid if the corresponding endpoint has been enabled using the UEPn register. All BD registers are available in USB RAM. The BD for each endpoint should be set up prior to enabling the endpoint.

#### 27.4.1 BD STATUS AND CONFIGURATION

Buffer descriptors not only define the size of an endpoint buffer, but also determine its configuration and control. Most of the configuration is done with the BD STATUS register, BDnSTAT. Each BD has its own unique and correspondingly numbered BDnSTAT register.

#### FIGURE 27-5: EXAMPLE OF A BUFFER DESCRIPTOR



Unlike other control registers, the bit configuration for the BDnSTAT register is context-sensitive. There are two distinct configurations, depending on whether the microcontroller or the USB module is modifying the BD and buffer at a particular time. Only three bit definitions are shared between the two.

#### 27.4.1.1 Buffer Ownership

Because the buffers and their BDs are shared between the CPU and the USB module, a simple semaphore mechanism is used to distinguish which is allowed to update the BD and associated buffers in memory.

This is done by using the UOWN bit (BDnSTAT<7>) as a semaphore to distinguish which is allowed to update the BD and associated buffers in memory. UOWN is the only bit that is shared between the two configurations of BDnSTAT.

When UOWN is clear, the BD entry is "owned" by the microcontroller core. When the UOWN bit is set, the BD entry and the buffer memory are "owned" by the USB peripheral. The core should not modify the BD or its corresponding data buffer during this time. Note that the microcontroller core can still read BDnSTAT while the SIE owns the buffer and vice versa.

The buffer descriptors have a different meaning based on the source of the register update. Prior to placing ownership with the USB peripheral, the user can configure the basic operation of the peripheral through the BDnSTAT bits. During this time, the byte count and buffer location registers can also be set.

When UOWN is set, the user can no longer depend on the values that were written to the BDs. From this point, the SIE updates the BDs as necessary, overwriting the original BD values. The BDnSTAT register is updated by the SIE with the token PID and the transfer count, BDnCNT, is updated.

### 29.0 INSTRUCTION SET SUMMARY

The PIC18FXXJ94 of devices incorporates the standard set of 75 PIC18 core instructions, as well as an extended set of eight new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

#### 29.1 Standard Instruction Set

The standard PIC18 MCU instruction set adds many enhancements to the previous PIC<sup>®</sup> MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

The PIC18 instruction set summary in Table 29-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 29-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator, 'f', specifies which file register is to be used by the instruction. The destination designator, 'd', specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator, 'b', selects the number of the bit affected by the operation, while the file register designator, 'f', represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the Program Counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 29-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 29-2, lists the standard instructions recognized by the Microchip MPASM<sup>™</sup> Assembler.

Section 29.1.1 "Standard Instruction Set" provides a description of each instruction.

	TABLE 29-2:	PIC18F97J94 FAMILY INSTRUCTION SET
--	-------------	------------------------------------

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word			Status	Notoo	
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-OR		OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1, 2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
		Borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		Borrow							
SWAPF	f, d, a	Swap Nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, Skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

SLEEP	Enter Sle	ep Mode					
Syntax:	SLEEP	SLEEP					
Operands:	None	None					
Operation:	$\begin{array}{l} 00h \rightarrow Wl \\ 0 \rightarrow WDT \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow PD \end{array}$	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ postscaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow PD \end{array}$					
Status Affected:	TO, PD						
Encoding:	0000	0000	0000	0011			
Description:	The Powe cleared. T is set. The postscale	The Power-Down Status bit (PD) is cleared. The Time-out Status bit (TO) is set. The Watchdog Timer and its postscaler are cleared.					
	The proce with the o	The processor is put into Sleep mode with the oscillator stopped.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	No operation	Proces Data	S	Go to Sleep			
Example:	SLEEP						
Before Instruct TO = PD = After Instructio TO = PD =	tion ? ? on 1 † 0						

† If WDT causes wake-up, this bit is cleared.

SUB	FWB	Subtract f	from W with E	Borrow				
Synt	ax:	SUBFWB	f {,d {,a}}					
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Oper	ration:	$(W) - (f) - (\overline{C}) \rightarrow dest$						
Statu	us Affected:	N, OV, C, DC, Z						
Enco	oding:	0101 01da ffff ffff						
Desc	arry flag plement sult is stored in stored in							
		If 'a' is '0', the 'a' is '1', the GPR bank.	he Access Bar e BSR is used	ik is selected. If to select the				
		If 'a' is '0' a set is enabl Indexed Lit whenever f Section 29 Oriented In eral Offset	nd the extende ed, this instruc eral Offset Add ≤ 95 (5Fh). Se .2.3 "Byte-Ori istructions in Mode" for de	ed instruction tion operates in dressing mode ee iented and Bit- Indexed Lit- tails.				
Word	ds:	1						
Cycl	es:	1						
QC	cycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read	Process	Write to				
Evor	mplo 1:		DEC 1					
	Before Instruc	tion	REG, I,	U				
	REG	= 3						
	VV C	= 2 = 1						
	After Instructio	on						
	W	= FF = 2						
	C Z	= 0 = 0						
	Ň	= 1	; result is nega	tive				
<u>Exar</u>	nple 2:	SUBFWB	REG, 0,	0				
	REG	tion = 2						
	INE O							
	W	= 5						
	W C After Instructio	= 5 = 1						
	W C After Instructio REG	= 5 = 1 on = 2						
	W C After Instructio REG W C	= 5 = 1 on = 2 = 3 = 1						
	W C After Instructio REG W C Z	= 5 = 1 on = 2 = 3 = 1 = 0						
Evar	W C After Instructio REG W C Z N N	= 5 = 1 on = 2 = 3 = 1 = 0 = 0	; result is posit	ive				
<u>Exar</u>	W C After Instructio REG W C Z N nple 3: Before Instruc	= 5 = 1 on = 2 = 3 = 1 = 0 = 0 SUBFWB	result is posit REG,1,	ive 0				
Exar	W C After Instructio REG W C Z N N nple 3: Before Instruc REG	= 5 = 1 on = 2 = 3 = 1 = 0 = 0 SUBFWB	result is posit REG,1,	<b>ive</b> 0				
<u>Exar</u>	W C After Instructio REG W C Z N N nple 3: Before Instruc REG W C	= 5     = 1     on     = 2     = 3     = 1     = 0     = 0     SUBFWB     tion     = 1     = 2     = 0	result is posit REG,1,	ive 0				
Exar	W C After Instruction REG W C Z N N nple 3: Before Instruct REG W C After Instruction	= 5 = 1 = 2 = 3 = 1 = 0 = 0 SUBFWB stion = 1 = 2 = 0 on	; result is posit REG,1,	<b>ive</b> 0				
<u>Exar</u>	W C After Instruction REG W C N Before Instruction REG W C After Instruction W W	= 5 = 1 on = 2 = 3 = 1 = 0 = 0 SUBFWB tion = 1 = 2 = 0 on = 0 = 0	result is posit REG,1,	<b>ive</b> 0				
Exar	W C After Instruction REG W C REG W C After Instruction REG W C After Instruction REG W C	= 5 = 1 $ = 2 = 3 = 1 = 0 $ $ = 0 = 0 $ $ = 0 $ $ = 1 = 2 = 0 $ $ = 0 $ $ = 0 $ $ = 0 $ $ = 0 $ $ = 0 $ $ = 0 $ $ = 1$	result is posit REG,1,	ive 0				

## TABLE 30-9:DC CHARACTERISTICS: POWER-DOWN AND SUPPLY CURRENT<br/>PIC18F97J94 FAMILY (INDUSTRIAL)

			Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for industrial				
Param No.	Sym.	Characteristic	Min.	Max.	Units	Conditions	
	VIL	Input Low Voltage					
D004		All I/O Ports:		0.01/75			
D031		Schmitt Trigger Buffer	VSS	0.2 VDD	V	$2V \le VDD \le 3.6V$	
D031A		RC3 and RC4	VSS	0.3 VDD	V		
DUSTB		MOLD	VSS		V	SiviBus enabled	
D032		MCLR	VSS		V	LD MC LIC modes	
D033			Vss		V	LP, MS, HS modes	
D033A			VSS		V	EC modes	
D034			v 55	0.3 VDD	v		
	VIH	Input High Voltage					
D041		All I/O FOILS.		Voo	V		
D041		PC3 and PC4		VDD	v	$2^{\circ} \leq ^{\circ}$ DD $\leq 3.0^{\circ}$	
D041A			2 1	VDD	v	SMBus enabled	
D041D		MCLR	0.8 \/00	VDD	v	Smbus enabled	
D042		OSC1		VDD	v	RC mode	
D043A		0501		VDD	v	HS mode	
D044		SOSCI	0.7 VDD	VDD	v		
	In	Input Leakage Current <sup>(1)</sup>			-		
0000			+50	+500	nΔ		
0000			100	1000	10.0	Pin at high-impedance	
D061		MCLR	_	+500	nA	$V_{SS} < V_{PIN} < V_{DD}$	
D063		OSC1	_	1	μA	$V_{SS} \leq V_{PIN} \leq V_{DD}$	
D070	Ірн	Weak Pull-un Current					
0070	IFU	Weak Pull-up Current	50	400	μА		
	Mai		50	400	μΛ	VDD - 3.0V, VI IIV - V33	
D000	VOL			0.4	V	$ \alpha  = 0.0 \text{ mA} ( \alpha  = 0.0)/$	
D080		I/O Ports:	_	0.4	V	IOL = 6.0  mA,  VDD = 3.0  V	
002			_	0.4	V	IOL = 5.0  mA,  VDD = 2  V	
D003		(EC modes)	_	0.4	V	10L = 5.0  mA  VDD = 3.0  V	
	1.4-1.1			0.4	v	10L - 3.0 IIIA, VDD - 2V	
D000	VOH		2.0			1011 = 2.0 = 0.010	
D090		I/O Ports:	3.0		V	IOH = -3.0  mA,  VDD = 3.6  V	
		All Ports	2.4	_	V	10H = -0.0  IIIA,  VDD = 3.0  V	
002			1.0	_	V	10H = -1.0  IIIA,  VDD = 2V	
D092		(INTOSC EC modes)	1.4		v	10H3.0 IIIA, VDD - 2V	
		(111000, 20 110003)	24		V	$I_{OH} = -6.0 \text{ mA}$ V $I_{OH} = 3.6 \text{V}$	
			1.4		v	IOH = -1.0  mA. VDD = 2V	
	1	Canacitive Loading Spece			-		
		on Output Pins					
D100	COSC2	OSC2 Pin	_	20	nF	In HS mode when external clock is	
5100	00002			20	P	used to drive OSC1	
D101	Cio	All I/O Pins and OSC2	_	50	pF	To meet the AC Timing Specifications	
D102	Св	SCLx, SDAx	—	400	pF	I <sup>2</sup> C Specification	

Note 1: Negative current is defined as current sourced by the pin.

### 31.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
   Compilers/Assemblers/Linkers
- Compliers/Assemblers/Link
- MPLAB XC Compiler
- MPASM<sup>™</sup> Assembler
- MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
- MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

### 31.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- Local file history feature
- Built-in support for Bugzilla issue tracker

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0896-3