



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, HLVD, LCD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f65j94t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE	4:	100-P	IN ALL	OCAT	ON TAE	BLE (P	IC18F9X	J94) (C	ONTI	NUED)					
0/I	100-Pin TQFP	ADC	Comparator	НГИР	CTMU	NSB	ГСD	MSSP	PSP	Interrupt	REFO	EMB	PPS-Lite ⁽¹⁾	Pull-up	Basic
RF2	23	AN7	C2INB	—	CTMUI	_	SEG20	—	—	—	_	—	RP36	Υ	_
RF3	22	-	_	_	-	D-	_	_	_	_	_	_	_	Υ	-
RF4	20	-	_	_	_	D+	_	_	_	_	_	_	_	Υ	_
RF5	19	AN10	C1INB/ CVREF	-	—		SEG23	-	—	—		—	RP35	Y	—
RF6	18	AN11	C1INA	—	—	_	SEG24	—	—	—	_	—	RP40	Y	—
RF7	17	AN5	—	_	—	—	SEG25	_	—	—	_	—	RP38	Y	—
RG0	6	AN8	—	_	—		COM4/ SEG28	—	—	—	_	—	RP46	Y	—
RG1	7	AN19	-	_	_	_	COM5/ SEG29	_	—	_	_	_	RP39	Y	
RG2	8	AN18	C3INA	—	—	—	COM6/ SEG30	—	—	—	-	—	RP42	Y	—
RG3	9	AN17	C3INB	_	—	_	COM7/ SEG31	—	—	—	_	—	RP43	Y	—
RG4	12	AN16	C3INC	—	—	—	SEG26	—	—	—	—	—	RP44	Y	_
RG5/ MCLR	11	-	_	_	_	_	—	—	—	—	_	—	—	Y	MCLR
RG6	89			—		_	—		—	—		—	—	Y	—
RG7	96	-	-	—	-	-	_	—	—	—	-	—	—	Y	-
RH0	99	AN23		—	_	—	SEG47	—	—	—	—	A16	—	Y	—
RH1	100	AN22	-	—	-	_	SEG46	—	—	—	-	A17	—	Y	_
RH2	1	AN21	—		—	—	SEG45		—	—	—	A18		Y	_
RH3	2	AN20	—			_	SEG44	_	_		_	A19	_	Y	_
RH4	27	AN12	C2INC			—	SEG40		—	_	_	—	—	Y	—
RH5	26	AN13	C2IND	_	-	-	SEG41	_	-	-	-	_	_	Y	_
RH6	25	AN14	C1INC	_	—	—	SEG42	_	_	—	_			Y	_
RH7 RJ0	24	AN15	—		_	_	SEG43 SEG32		_	_	-	ALE	-	Y Y	_
RJ1	77 76				_	_	SEG32 SEG33	_			_		_	r Y	_
RJ1 RJ2	75			_	_	_	SEG33	_	_	_	_	WRL	_	T Y	_
RJ3	74	_	_		_	_	SEG35				_	WRL	_	Y	_
RJ4	49					_	SEG39				_	BA0		Y	
RJ5	50	<u> </u>	_		_	_	SEG38	_	_	_	_	CE	_	Y	_
RJ6	51	_	_	_	_	_	SEG37	_	_	_	_	LB	_	Y	_
RJ7	52	- 1	—		_	_	SEG36	_	_	_	_	UB	_	Y	_
RK0	46	_	_		_	_	SEG56						_	Y	
RK1	55	- 1	_	_	—	_	SEG57	_	_	_	_	_	_	Y	_
RK2	60	_	_	_	_	_	SEG58	_	—	_	_	_	—	Υ	_
RK3	63	—	_		_	_	SEG59		_	_	_	_	_	Y	_
RK4	66	—	_	—	_		SEG60	—	_	—		_	_	Υ	
RK5	71	_	_	—	_		SEG61	—	_	—		—	_	Y	-
RK6	80	_	—	—	—	_	SEG62	_	_	—	_	_	_	Y	—
RK7	85	_		—	—	_	SEG63	_	—	—	-	—	—	Y	—
RL0	91	—		_	—	_	SEG48	—	_	—	_	_	_	Y	
RL1	10			_		_	SEG49	_	_	_	_	_	_	Y	_
RL2	13	—	—		—	_	SEG50	_	_	—	_	_	_	Y	
RL3	16			—		-	SEG51	_	_	_	-	-	_	Y	_
RL4	21			_	_	—	SEG52	_	—	_	—	_	—	Y	_
RL5	30	—	—	—	-	—	SEG53	—	—	—	—	—	—	Y	—

© 2012-2016 Microchip Technology Inc.

4.0 POWER-MANAGED MODES

All PIC18F97J94 Family devices offer a number of built-in strategies for reducing power consumption. These strategies can be particularly useful in applications, which are both power-constrained (such as battery operation), yet require periods of full-power operation for timing-sensitive routines (such as serial communications).

Aside from their low-power architecture, these devices include an expanded range of dedicated hardware features that allow the microcontroller to reduce power consumption to even lower levels when long-term hibernation is required, and still be able to resume operation on short notice.

The device has four power-saving features:

- · Instruction-Based Power-Saving Modes
- Hardware-Based Power Reduction Features
- Microcontroller Clock Manipulation
- Selective Peripheral Control

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical or timing-sensitive application features. However, it is more convenient to discuss the strategies separately.

4.1 Overview of Power-Saving Modes

In addition to full-power operation, otherwise known as Run mode, PIC18F97J94 Family devices offer three instruction-based, power-saving modes and one hardware-based mode. In descending order of power consumption, they are:

- Idle
- Sleep (including retention Sleep)
- · Deep Sleep (with and without retention)
- VBAT (with and without RTCC)

By powering down all four modes, different functional areas of the microcontroller allow progressive reductions of operating and Idle power consumption. In addition, three of the modes can be tailored for more power reduction at a trade-off of some operating features. Table 4-1 lists all of the operating modes (including Run mode, for comparison) in order of increasing power savings and summarizes how the microcontroller exits the different modes.

5.5 Configuration Mismatch Reset (CM)

The Configuration Mismatch (CM) Reset is designed to detect, and attempt to recover from, random memory corrupting events. These include Electrostatic Discharge (ESD) events, which can cause widespread, single bit changes throughout the device and result in catastrophic failure.

In PIC18FXXJXX Flash devices, device Configuration registers (located in the configuration memory space) are continuously monitored during operation by comparing their values to complimentary shadow registers. If a mismatch is detected between the two sets of registers, a CM Reset automatically occurs. These events are captured by the \overline{CM} bit (RCON<5>) being set to '0'.

This bit does not change for any other Reset event. A CM Reset behaves similarly to a Master Clear Reset, RESET instruction, WDT Time-out Reset or Stack Event Reset. As with all hard and power Reset events, the device's Configuration Words are reloaded from the Flash Configuration Words in program memory as the device restarts.

5.6 Brown-out Reset (BOR) Features

The PIC97J94 family has four different types of BOR circuits:

- Brown-out Reset (BOR)
- VDDCORE Brown-out Reset (VDDBOR)
- VBAT Brown-out Reset (VBATBOR)
- Deep Sleep Brown-out Reset (DSBOR)

All four BOR circuits monitor a voltage and put the device in a Reset condition while the voltage is in a specified region. SFRs will reset to the BOR state, including the Deep Sleep semaphore holding registers, DSGPR0 and DSGPR1. Upon BOR exit, the device remains in Reset until the associated trip point voltage is exceeded. Any I/O pins configured as outputs will be tri-stated. BOR, VDDBOR and DSBOR exit into Run mode; VBATBOR remains in VBAT mode.

These features differ by their power mode, monitored voltage source, trip points, control and status. Refer to Table 5-1 for the PIC18F97J94 BOR differences.

Feature	Mode	Source	Trip Points	Enable
BOR	Run, Idle, Sleep	VDDCORE	1.6V (typ)	Always Enabled
VDDBOR	Run, Idle, Sleep	Vdd	VVDDBOR	BOREN (CONFIG1H<0>)
VBATBOR	VBAT	VBAT	VVBATBOR	VBTBOR (CONFIG7L<2>)
DSBOR	Deep Sleep	Vdd	VDSBOR	DSBOREN (CONFIG7L<3>)

TABLE 5-1:BOR FEATURE SUMMARY⁽¹⁾

Note 1: Refer to Table for details.

REGISTER 10-20: IPR5: PERIPHERAL INTERRUPT PRIORITY REGISTER 5

U-0	R/W-1	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
—	ACTORSIP	ACTLOCKIP	TMR8IP	—	TMR6IP	TMR5IP	TMR4IP
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	ACTORSIP: Active Clock Tuning Out-of-Range Interrupt Priority bit 1 = High priority 0 = Low priority
bit 5	ACTLOCKIP: Active Clock Tuning Lock Interrupt Priority bit 1 = High priority 0 = Low priority
bit 4	TMR8IP: TMR8 to PR8 Match Interrupt Priority bit 1 = High priority 0 = Low priority
bit 3	Unimplemented: Read as '0'
bit 2	TMR6IP: TMR6 to PR6 Match Interrupt Priority bit 1 = High priority 0 = Low priority
bit 1	TMR5IP: TMR5 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority
bit 0	TMR4IP: TMR4 to PR4 Match Interrupt Priority bit 1 = High priority 0 = Low priority

10.9 INTx Pin Interrupts

External interrupts on INT0, INT1, INT2 and INT3 are edge-triggered. INT0 is multiplexed with RB0 pin whereas INT1, INT2 and INT3 can only be used via remappable pins as shown in Table 11-13. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge. If that bit is clear, the trigger is on the falling edge.

When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Before re-enabling the interrupt, the flag bit (INTxIF) must be cleared in software in the Interrupt Service Routine.

All external interrupts (INT0, INT1, INT2 and INT3) can wake-up the processor from the power-managed modes if bit, INTxIE, was set prior to going into the power-managed modes. If the Global Interrupt Enable bit (GIE) is set, the processor will branch to the interrupt vector following wake-up.

The interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the Interrupt Priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>).

There is no priority bit associated with INTO. It is always a high-priority interrupt source.

10.10 TMR0 Interrupt

In 8-bit mode (the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF.

The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). For further details on the Timer0 module, see **Section 14.0 "Timer0 Module"**.

10.11 Edge-Selectable Interrupt-on-Change

Interrupt-on-change pins are selected via the PPS register settings and have the option of generating an interrupt on positive or negative transitions, or both. Positive edge events are enabled by setting the corresponding bits in the IOCP register, while negative edge events are enabled by setting the corresponding bits in the IOCN register. For compatibility with the previous interrupt-on-change feature, both the IOCP and IOCN bits should be set. The interrupt can be enabled by setting/clearing the IOCIE (INTCON<3>) bit. Each individual pin can be disabled by clearing both of the corresponding IOCN/IOCP bits. A change event (either positive or negative edge) will cause the corresponding IOCF flag to be set.

Interrupt priority for the edge selectable interrupt-onchange is determined by the interrupt priority bit, IOCIP (INTCON2<0>).

TABLE 11-9:	PORTJ FUNCTIONS	(CONTINUED)
-------------	-----------------	-------------

Pin Name	Function	TRIS Setting	I/O	І/О Туре	Description
RJ6/SEG37/LB	RJ6	0	0	DIG	LATJ<6> data output.
		1	Ι	ST	PORTJ<6> data input.
	SEG37	0	0	ANA	LCD Segment 37 output; disables all other pin functions.
	LB	x	0	DIG	External Memory Bus Lower Byte (LB) signal.
RJ7/SEG36/UB	RJ7	0	0	DIG	LATJ<7> data output.
		1	Ι	ST	PORTJ<7> data input.
	SEG36	0	0	ANA	LCD Segment 36 output; disables all other pin functions.
	UB	x	0	DIG	External Memory Bus Upper Byte (UB) signal.

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

R-0	R-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
IBF	OBF	IBOV	PSPMODE	—	—	—	—		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown		
bit 7	IBF: Input But	ffer Full Status	bit						
				ng to be read l	by the CPU				
	0 = No word h	nas been recei	ved						
bit 6		Buffer Full Sta							
				ly written word	l				
		it buffer has be							
bit 5	IBOV: Input B	uffer Overflow	Detect bit						
	 1 = A write occurred when a previously input word had not been read (must be cleared in software) 0 = No overflow occurred 								
bit 4	PSPMODE: Parallel Slave Port Mode Select bit								
	1 = Parallel Slave Port mode								
	0 = General F	0 = General Purpose I/O mode							
bit 3-0	Unimplemen	ted: Read as '	0'						

REGISTER 11-4: PSPCON: PARALLEL SLAVE PORT CONTROL REGISTER

FIGURE 11-4: PARALLEL SLAVE PORT WRITE WAVEFORMS





FIGURE 11-5: PARALLEL SLAVE PORT READ WAVEFORMS



11.14 Virtual PORT

This device includes a single virtual port, which is used to construct a logically addressed 8-bit PORT from 8 physically unrelated pins on the device. The virtual PORT is controlled through the PORTVP, LATVP and TRISVP registers. These function identically to the PORT, LAT and TRIS registers of the actual I/O ports. Refer to **Section 11.1 "I/O Port Pin Capabilities"** for more information.

11.15 PPS-Lite

Previous PIC18 devices had I/O pins that were "hardwired" to a set of peripherals. For example, a port pin might have had the option of serving as an I/O pin, an analog input or as an interrupt source. In an effort to increase the flexibility of the parts, PIC18FXXJ94 devices contain PPS-Lite (Peripheral Pin Select-Lite), which allows the developer to connect an internal peripheral to a subset of pins. PPS-Lite is similar to PPS (available on PIC18F products), but limits the user to interconnections within four sets of pin/peripheral groups.

The PPS-Lite feature allows some flexibility in choosing which peripheral connects to any particular pin. This allows designs to be maximized for layout efficiency, and also may allow component changes without changing the printed circuit board design. The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins (those designated as RPn pins). Users may independently map the input and/or output of most digital peripherals to a limited set of these I/O pins. The PPS-Lite configuration is performed in software and does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

11.15.1 AVAILABLE PINS

The PPS-Lite feature is used with a range of pins. All devices in the PIC18FXXJ94 family contain a total of 47 remappable peripheral pins, labeled RP0 through RP46. Pins that support PPS-Lite feature include the designation, "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number. For PIC18FXXJ94 devices, RP41 through RP45 are digital inputs only.

11.15.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all "digital only" peripherals. These include general serial communications (USART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs.

In comparison, some digital only peripheral modules are not currently included in the Peripheral Pin Select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C, USB, change notification inputs, RTCC alarm output and all modules with analog inputs, such as the A/D Converter.

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given, regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

15.0 TIMER1/3/5 MODULES

The Timer1/3/5 timer/counter modules incorporate these features:

- Software-selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMRxH and TMRxL)
- Selectable clock source (internal or external) with device clock or SOSC Oscillator internal options
- Interrupt-on-overflow
- Module Reset on ECCP Special Event Trigger

Note: Throughout this section, generic references are used for register and bit names that are the same – except for an 'x' variable that indicates the item's association with the Timer1, Timer3 or Timer5 module. For example, the control register is named TxCON and refers to T1CON, T3CON and T5CON.

A simplified block diagram of the Timer1/3/5 module is shown in Figure 15-1.

The Timer1/3/5 module is controlled through the TxCON register (Register 15-1). It also selects the clock source options for the ECCP modules. (For more information, see **Section 18.1.1 "ECCP Module and Timer Resources"**).

The FOSC clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.

15.6 Timer1/3/5 Interrupt

The TMRx register pair (TMRxH:TMRxL) increments from 0000h to FFFFh and overflows to 0000h. The Timerx interrupt, if enabled, is generated on overflow and is latched in the interrupt flag bit, TMRxIF. Table 15-3 gives each module's flag bit.

TABLE 15-3: TIMER1/3/5 INTERRUPT FLAG BITS

Timer Module	Flag Bit
1	PIR1<0>
3	PIR2<1>
5	PIR5<1>

This interrupt can be enabled or disabled by setting or clearing the TMRxIE bit, respectively. Table 15-4 gives each module's enable bit.

TABLE 15-4: TIMER1/3/5 INTERRUPT ENABLE BITS

Timer Module	Flag Bit
1	PIE1<0>
3	PIE2<1>
5	PIE5<1>

15.7 Resetting Timer1/3/5 Using the ECCP Special Event Trigger

If the ECCP modules are configured to use Timerx and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timerx. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled (For more information, see **Section 18.3.4 "Special Event Trigger"**.)

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timerx.

If Timerx is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timerx coincides with a Special Event Trigger from an ECCP module, the write will take precedence.

Note:	The Special Event Triggers from the
	ECCPx module will only clear the TMR3
	register's content, but not set the TMR3IF
	interrupt flag bit (PIR1<0>).

Note: The CCP and ECCP modules use Timers, 1 through 8, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 18-2, Register 18-3 and Register 19-2

17.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

The key features of the Real-Time Clock and Calendar (RTCC) module are:

- Hardware Real-Time Clock and Calendar (RTCC)
- Provides hours, minutes and seconds using 24- hour format
- · Visibility of one-half second period
- Provides calendar weekday, date, month and year
- Alarm configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week or one month
- · Alarm repeat with decrementing counter
- Alarm with indefinite repeat chime
- · Year 2000 to 2099 leap year correction
- BCD format for smaller software overhead
- · Optimized for long term battery operation
- · Fractional second synchronization

- Multiple clock sources
 - SOSC
 - LPRC
 - 50 Hz
 - 60 Hz
- User calibration of the 32.768 kHz clock crystal frequency with periodic auto-adjust
- Calibration to within ±2.64 seconds error per month
- · Calibrates up to 260 ppm of crystal error

The RTCC module is intended for applications where accurate time must be maintained for an extended period with minimum to no intervention from the CPU. The module is optimized for low-power usage in order to provide extended battery life, while keeping track of time.

The module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

Hours are measured in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.




FIGURE 17-1: RTCC BLOCK DIAGRAM

21.3.2 EUSARTx SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>) or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the Master Synchronous Serial Port by setting bits, SYNC, SPEN and CSRC.

- 3. Ensure bits, CREN and SREN, are clear.
- 4. If interrupts are desired, set enable bit, RCxIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 7. Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set.
- 8. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREGx register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

1/DT1 Pin		$ \ge $	bit 0	\mathbf{X}	bit 1	Х	bit 2	\ge	bit 3	\geq	bit 4	\ge	bit 5	\mathbf{X}	bit 6	\ge	bit 7		
1/CK1 Pin (CKP = 0)	1 1 1		:		<u>-</u>				: :		: : _		<u>.</u> :		÷∟				
1/CK1 Pin (CKP = 1)	1 1 1								ļ										
rite to bit, SREN	- <u>1</u>								- - -		<u>.</u>		<u>.</u>		<u>:</u> :				
SREN bit																			
CREN bit)'		1 1		1 1								1		1		1	:	"(
RC1IF bit Interrupt) —	1 1 1		1 1 1		1 1 1		I I		•		1 1 1		1 1 1						
Read RCREG1 —	, , ,		, , ,		1 1 1				, , ,						1				
			•		•				•		•		•					•	

FIGURE 21-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

REGISTER 22-6: ADCON2H: A/D CONTROL REGISTER 2 HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	
PVCFG1	PVCFG0	NVCFG0	OFFCAL	BUFREGEN	CSCNA		—	
bit 7	•	•				•	bit 0	
Legend:								
R = Readab	ole bit	W = Writable I	oit	U = Unimplem	ented bit, read	l as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	iown	
		mented, do not	0	Reference Confi	<u>.</u>			
bit 5	NVCFG0: Co 1 = External 0 = AVss	0	e Voltage Ref	erence Configur	ation bit			
bit 4	1 = Inverting		ng inputs of cl	hannel Sample-a				
bit 3	1 = Convers	 Inverting and non-inverting inputs of channel Sample-and-Hold are connected to normal inputs BUFREGEN: A/D Buffer Register Enable bit Conversion result is loaded into the buffer location determined by the converted channel A/D result buffer is treated as a FIFO 						
bit 2	CSCNA: Sca 1 = Scans in 0 = Does no	puts	ns for CH0+ [During Sample A	s bit			
bit 1-0	Unimplemer	•						

FIGURE 22-15: OUTSIDE WINDOW COMPARISON OPERATION (UNDER THRESHOLD 1)

Before Conversion and Comparison

ADC1BUF15	
ADC1BUF14	
ADC1BUF13	—
ADC1BUF12	—
ADC1BUF11	—
ADC1BUF10	Threshold 2
ADC1BUF9	—
ADC1BUF8	—
ADC1BUF7	—
ADC1BUF6	
ADC1BUF5	
ADC1BUF4	
ADC1BUF3	
ADC1BUF2	Threshold 1
ADC1BUF1	_
ADC1BUF0	_

After Conversion and Comparison

	Compare Only ('10')	Compare and Store ('01')
ADC1BUF15	—	—
ADC1BUF14	—	—
ADC1BUF13	—	_
ADC1BUF12	—	—
ADC1BUF11	_	_
ADC1BUF10	Threshold 2	Threshold 2
ADC1BUF9	—	—
ADC1BUF8	—	—
ADC1BUF7	—	—
ADC1BUF6	—	—
ADC1BUF5	—	—
ADC1BUF4	_	_
ADC1BUF3	_	
ADC1BUF2	Threshold 1	Conversion Value
ADC1BUF1	_	_
ADC1BUF0	_	
_		
	AD1CHITL	

AD1CHITL									
14	13	12	11	10	9	8			
0	0	0	0	0	0	0			
6	5	4	3	2	1	0			
0	0	0	0	0	0	0			
	14 0 6 0	0 0	14 13 12 0 0 0	14 13 12 11 0 0 0 0	14 13 12 11 10 0 0 0 0 0 0	14 13 12 11 10 9 0 0 0 0 0 0			

AD1CHITL										
15	14	13	12	11	10	9	8			
0	0	0	0	0	0	0	0			
7	6	5	4	3	2	1	0			
0	0	0	0	0	1	0	0			
Ŭ	Ū	Ŭ	Ŭ	Ŭ	-	Ŭ	0			

22.8 Examples

22.8.1 INITIALIZATION

Example 22-1 shows a simple initialization code example for the A/D module. Operation in Idle mode is disabled, output data is in unsigned fractional format, and AVDD and AVss are used for VR+ and VR-. The start of sampling, as well as the start of conversion (conversion trigger), are performed directly in software. Scanning of inputs is disabled and an interrupt occurs after every sample/convert sequence (one conversion result) with only one channel (AN0) being converted. The A/D conversion clock is TCY/2. In this particular configuration, all 16 analog input pins are set up as analog inputs. It is important to note that with this A/D module, I/O pins are configured for analog or digital operation at the I/O port with the ANSn Analog Select registers. The use of these registers is described in detail in the I/O Port chapter of the specific device data sheet.

This example shows one method of controlling a sample/convert sequence by manually setting and clearing the SAMP bit (ADCON1L<1>). This method, among others, is more fully discussed in Section 22.4 "Controlling the Sampling Process" and Section 22.5 "Controlling the Conversion Process".

EXAMPLE 22-6: CONVERTING A SINGLE CHANNEL, ONCE PER INTERRUPT, DUAL BUFFER MODE

A/D Configuration:

- Select AN3 for S/H+ Input (CH0SA<4:0> = 00011)
- Select VR- for S/H- Input (CH0NA<2:0> = 000)
- Configure for No Input Scan (CSCNA = 0)
- Use Only MUX A for Sampling (ALTS = 0)
- Set AD1IF on Every Sample (SMPI<4:0> = 00000)
- Configure Buffer as Dual, 8-Word Segments (BUFM = 1)

Operational Sequence:

- 1. Sample MUX A Input, AN3; Convert and Write to Buffer 0h.
- 2. Set AD1IF Flag (and generate interrupt, if enabled); Write Access Automatically Switches to Alternate Buffer.
- 3. Sample MUX A Input, AN3; Convert and Write to Buffer 8h.
- 4. Set AD1IF Flag (and generate interrupt, if enabled); Write Access Automatically Switches to Alternate Buffer.
- 5. Repeat (1-4).

Results Stored in Buffer (after 2 cycles):

Buffer Address	Buffer Contents at 1st AD1IF Event
ADC1BUF0	Sample 1 (AN3, Sample 1)
ADC1BUF1	(undefined)
ADC1BUF2	(undefined)
ADC1BUF3	(undefined)
ADC1BUF4	(undefined)
ADC1BUF5	(undefined)
ADC1BUF6	(undefined)
ADC1BUF7	(undefined)
ADC1BUF8	(undefined)
ADC1BUF9	(undefined)
ADC1BUFA	(undefined)
ADC1BUFB	(undefined)
ADC1BUFC	(undefined)
ADC1BUFD	(undefined)
ADC1BUFE	(undefined)
ADC1BUFF	(undefined)

Buffer Contents

at 2nd AD1IF Event
(undefined)
Sample 2 (AN3, Sample 2)
(undefined)

22.8.3.1 Using Alternating MUX A and MUX B Input Selections

Figure 22-19 and Example 22-7 demonstrate alternate sampling of the inputs assigned to MUX A and MUX B. Setting the ALTS bit enables alternating input selections. The first sample uses the MUX A inputs specified by the CH0SAx and CH0NAx bits. The next sample uses the MUX B inputs, specified by the CH0SBx and CH0NBx bits.

This example also demonstrates use of the dual, 8-word buffers. An interrupt occurs after every 8th sample, resulting in filling eight words into the buffer on each interrupt.

© 2012-2016 Microchip Technology Inc.

23.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake-up the device from Sleep mode when enabled. Each operational comparator will consume additional current.

To minimize power consumption while in Sleep mode, turn off the comparators (CON = 0) before entering Sleep. If the device wakes up from Sleep, the contents of the CMxCON register are not affected.

23.8 Effects of a Reset


A device Reset forces the CMxCON registers to their Reset state. This forces both comparators and the voltage reference to the OFF state.

U-1	U-1	U-1	U-1	R/WO-1	R/WO-1	R/WO-1	R/WO-1		
_	_			MSSPMSK1	MSSPMSK2	LS48MHZ	IOL1WAY		
bit 7							bit 0		
Legend:		P = Program	mable bit	WO = Write-Or	ice bit				
R = Readab	ole bit	W = Writable	bit	U = Unimpleme	ented bit				
-n = Value a	-n = Value at POR (1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unknown				
bit 7-4	Unimpleme	nted: Progran	n the correspo	nding Flash Con	figuration bit to '1	,			
bit 3	MSSPMSK1: MSSP1 7-Bit Address Masking Mode Enable bit								
	1 = 7-Bit Add	dress Masking	mode enable						
	0 = 5-Bit Address Masking mode enable								
bit 2	MSSPMSK	2: MSSP2 7-B	it Address Ma	sking Mode Ena	ble bit				
		dress Masking							
		dress Masking							
bit 1		ow-Speed US							
		•	•		ates low-speed U				
		-	•	, ,	ates low-speed U	SB CIOCK			
bit 0		OLOCK Bit Or	•						
	1 = The IOLOCK bit can only be set once (provided an unlocking sequence is executed); this prevent any possible future RP register changes								
	any pos	SIDIE TUTURE RI	- register char	iges					

REGISTER 28-9: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

iture RP register changes

0 = The IOLOCK bit can be set and cleared as needed (provided an unlocking sequence is executed)



28.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Clock Monitoring of the powermanaged clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

28.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTOSC modes, monitoring can begin immediately following these events. For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or MS), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (when the OST and PLL timers have timed out).

This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTOSC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, also prevents the detection of the oscillator's failure to start at all following these events. This is avoided by an OST time-out condition and by using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in **Section 28.3.1 "Special Considerations for Using Two-Speed Start-up**", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new powermanaged mode is selected, the primary clock is disabled.

ADDWFC	ADD W an	ADD W and Carry bit to f						
Syntax:	ADDWFC	f {,d {,;	a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
Operation:	(W) + (f) +	$(C) \rightarrow de$	st					
Status Affected:	N,OV, C, D	C, Z						
Encoding:	0010	00da	ffff	ffff				
Description:	Add W, the location 'f'. placed in V placed in d	lf 'd' is '0 V. lf 'd' is	', the res '1', the re	ult is sult is				
	If 'a' is '0', t If 'a' is '1', t GPR bank.	he BSR i						
	If 'a' is '0' a set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Offs	led, this i Literal Of never f ≤ 0.2.3 "By ed Instru	nstruction ffset Addr 95 (5Fh). te-Orient ctions in	operates essing See ed and Indexed				
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proce: Data		Vrite to stination				
Example:	ADDWFC	REG,	0, 1					
Before Instruct Carry bit REG W After Instructio Carry bit REG W	= 1 = 02h = 4Dh							

ANDLW	AND Liter	AND Literal with W							
Syntax:	ANDLW	k							
Operands:	$0 \le k \le 25$	5							
Operation:	(W) .AND.	$k\toW$							
Status Affected:	N, Z								
Encoding:	0000	1011	kkkk	kkkk					
Description:	The conte 8-bit literal								
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3	5	Q4					
Decode	Read literal 'k'	Proce Data		Write to W					
Example:	ANDLW	05Fh							
Before Instruc	tion								
W	= A3h								
After Instruction									
W	= 03h								




TABLE 30-25:	CLKO AND I/O TIMING REQUIREMENTS	

Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units
150	TadV2alL	Address Out Valid to ALE ↓ (address setup time)	0.25 Tcy – 10	_	_	ns
151	TalL2adl	ALE \downarrow to Address Out Invalid (address hold time)	5	—	_	ns
155	TalL2oeL	ALE \downarrow to $\overline{OE} \downarrow$	10	0.125 TCY	_	ns
160	TadZ2oeL	A/D High-Z to $\overline{OE} \downarrow$ (bus release to \overline{OE})	0	_	_	ns
161	ToeH2adD	OE ↑ to A/D Driven	0.125 Tcy – 5	—	_	ns
162	TadV2oeH	LS Data Valid before \overline{OE} \uparrow (data setup time)	20	—	_	ns
163	ToeH2adl	\overline{OE} \uparrow to Data In Invalid (data hold time)	0	—	_	ns
164	TalH2alL	ALE Pulse Width	—	0.25 TCY	_	ns
165	ToeL2oeH	OE Pulse Width	0.5 Tcy – 5	0.5 TCY	_	ns
166	TalH2alH	ALE \uparrow to ALE \uparrow (cycle time)	—	Тсү	_	ns
167	Tacc	Address Valid to Data Valid	0.75 Tcy – 25	—		ns
168	Тое	$\overline{OE}\downarrow$ to Data Valid		_	0.5 Tcy – 25	ns
169	TalL2oeH	ALE \downarrow to \overline{OE} \uparrow	0.625 Tcy – 10	_	0.625 Tcy + 10	ns
171	TalH2csL	Chip Enable Active to ALE \downarrow	0.25 TCY – 20	—	_	ns
171A	TubL2oeH	A/D Valid to Chip Enable Active		_	10	ns

FIGURE 30-6: PROGRAM MEMORY READ TIMING DIAGRAM