



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, HLVD, LCD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f86j94-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-4:	PIC18FXXJ94 PINOUT I/O DESCRIPTIONS

Dia Nama	Pin Number		Pin Buffer	Breaderthere				
Pin Name 100 8		80	64	Туре	Туре	Description		
MCLR	11	9	7	I	ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device.		
OSC1/CLKI/RP10/RA7 OSC1 CLKI RP10 RA7	61	49	39	 /O	ST CMOS ST/DIG ST/DIG	Oscillator crystal or external clock input. Oscillator crystal input. External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI,OSC2/CLKO pins.) Remappable Peripheral Pin 10 input/output. General purpose I/O pin.		
OSC2/CLKO/RP6/RA6 OSC2 CLKO	62	50	40	0	— DIG	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In certain oscillator modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
RP6 RA6				1/O 1/O	ST/DIG ST/DIG	General purpose I/O pin.		

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

 $I^2C = I^2C/SMBus$

CMOS = CMOS compatible input or output

Analog = Analog input

O = Output

OD = Open-Drain (no P diode to VDD)

4.4.5 SAVING CONTEXT DATA WITH THE DSGPRx REGISTERS

As exiting Deep Sleep mode causes a POR, most Special Function Registers (SFRs) reset to their default POR values. In addition, because the core power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode. Applications which require critical data to be saved prior to Deep Sleep may use the Deep Sleep General Purpose registers, DSGPR0, DSGPR1, DSGPR2 and DSGPR3. Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCONL<0>).

Any data stored in the DSGPRx registers must be written twice. Like other Deep Sleep control features, the write operations do not need to be sequential. However, back-to-back writes are a recommended programming practice.

Since the contents of data RAM are maintained in Retention Deep Sleep, the use of the DSGPRx registers to store critical data is not necessary in this mode.

4.4.6 I/O PINS DURING DEEP SLEEP

During Deep Sleep, general purpose I/O pins retain their previous states. Pins that are configured as inputs (TRIS bit is set), prior to entry into Deep Sleep, remain high-impedance during Deep Sleep.

Pins that are configured as outputs (TRIS bit is clear), prior to entry into Deep Sleep, will remain as output pins during Deep Sleep. While in this mode, they will drive the output level determined by their corresponding LAT bit at the time of entry into Deep Sleep.

Once the device wakes back up, all I/O pins will continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep will remain high-impedance and pins configured as outputs will continue to drive their previous value. After waking up, the TRIS and LAT registers will be reset. If firmware modifies the TRIS and LAT values for the I/O pins, they will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCONL<0>), the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRIS and LAT bit values.

If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR event occurs during Deep Sleep (or VDD is hard-cycled to VSS), the I/O pins will be immediately released, similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0, DSGPR1, DSGPR2 and DSGPR3 contents. DSGPRx register contents will be maintained if the VBAT pin is powered.

If a MCLR Reset event occurs during Deep Sleep, the I/O pins will also be released automatically, but in this case, the DSGPR0, DSGPR1, DSGPR2 and DSGPR3 contents will remain valid.

In case of MCLR Reset and all other Deep Sleep wakeup cases, application firmware needs to clear the RELEASE bit (DSCONL<0>) in order to reconfigure the I/ O pins.

4.4.7 DEEP SLEEP WATCHDOG TIMER (DSWDT)

Deep Sleep has its dedicated WDT (DSWDT). It is enabled through the DSWDTEN Configuration bit. The DSWDT is equipped with a postscaler for time-outs of 2.1 ms to 25.7 days, configurable through the Configuration bits, DSWDTPS<4:0>. Entering Deep Sleep mode automatically clears the DSWDT.

The DSWDT also has a configurable reference clock source for selecting the LPRC or SOSC. The reference clock source is configured through the DSWDTOSC Configuration bit.

Under certain circumstances, it is possible for the DSWDT clock source to be off when entering Deep Sleep mode. In this case, the clock source is turned on automatically (if DSWDT is enabled), without the need for software intervention. However, this can cause a delay in the start of the DSWDT counters. In order to avoid this delay, when using SOSC as a clock source, the application can activate SOSC prior to entering Deep Sleep mode.

4.4.8 DEEP SLEEP LOW-POWER BROWN-OUT RESET

Devices with a Deep Sleep Power-Saving mode also have a dedicated BOR for Deep Sleep modes (DSBOR). It has a trip point range of 1.7V-2.3V nominal and is enabled through the DSBOREN (CONFIG7L<3>) Configuration bit.

When the device enters a Deep Sleep mode and receives a DSBOR event, the device will not wake-up and will remain in the Deep Sleep mode. When a valid wake-up event occurs and causes the device to exit Deep Sleep mode, software can determine if a DSBOR event occurred during Deep Sleep mode by reading the BOR (DSWAKEL<6>) Status bit.

4.4.9 RTCC AND DEEP SLEEP

The RTCC can operate uninterrupted during Deep Sleep modes. It can wake-up the device from Deep Sleep by configuring an alarm. The RTCC clock source is configured with the RTCC Clock Select bits, RTCCLKSEL<1:0>. The available reference clock sources are the LPRC and SOSC. If the LPRC is used, the RTCC accuracy will directly depend on the LPRC tolerance.

If the RTCC is not required, Deep Sleep mode with the RTCC disabled, affords the lowest power consumption of any of the instruction-based power-saving modes.

REGISTER 4-1: DSCONL: DEEP SLEEP CONTROL REGISTER LOW

U-0	U-0	U-0	U-0	U-0	R-0	R/W-0, HSC	R/W-0, HS
_		—		—	r	DSBOR ⁽¹⁾	RELEASE ⁽¹⁾
bit 7							bit 0

Legend:	r = Reserved bit	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
HS = Hardware Settable bit						

bit 7-3	Unimplemented: Read as '0'
---------	----------------------------

bit 2 Reserved: Maintained as '0'

bit 1 **DSBOR:** Deep Sleep BOR Event Status bit⁽¹⁾ 1 = DSBOR was enabled and VDD dropped below the DSBOR threshold during Deep Sleep⁽²⁾ 0 = DSBOR disabled while device is in Deep Sleep mode

- bit 0 **RELEASE:** I/O Pin State Release bit⁽¹⁾ Upon waking from Deep Sleep, the I/O pins maintain their previous states. Clearing this bit will release the I/O pins and allow their respective TRIS and LAT bits to control their states.
- Note 1: This is the value when VDD is initially applied.
 - 2: Unlike all other events, a Deep Sleep BOR event will not cause a wake-up from Deep Sleep; this bit is present only as a Status bit.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS (2)
DSEN ⁽¹⁾	—	—	—	—	—	—	RTCCWDIS
bit 7							bit 0

REGISTER 4-2: DSCONH: DEEP SLEEP CONTROL REGISTER HIGH

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- 1 = Deep Sleep mode is enabled and device will enter Deep Sleep mode when the SLEEP instruction is executed
- 0 = Deep Sleep mode is not enabled
- bit 6-1 Unimplemented: Read as '0'

bit 0 RTCCWDIS: RTCC Wake-up Disable bit⁽²⁾

- 1 = Wake-up from RTCC is disabled
 - 0 = Wake-up from RTCC is enabled
- **Note 1:** In order to enter Deep Sleep, DSEN must be written to in two separate operations. The write operations do not need to be consecutive. Before writing DSEN, the DSCON1 register should be cleared twice.
 - 2: This is the value when VDD is initially applied.

TADLE IT-12.									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RPINR52_53	RVP7R3	RVP7R2	RVP7R1	RVP7R0	RVP6R3	RVP6R2	RVP6R1	RVP6R0	
RPINR50_51	RVP5R3	RVP5R2	RVP5R1	RVP5R0	RVP4R3	RVP4R2	RVP4R1	RVP4R0	
RPINR48_49	RVP3R3	RVP3R2	RVP3R1	RVP3R0	RVP2R3	RVP2R2	RVP2R1	RVP2R0	
RPINR46_47	RVP1R3	RVP1R2	RVP1R1	RVP1R0	RVP0R3	RVP0R2	RVP0R1	RVP0R0	
RPINR44_45	T5CKIR3	T5CKIR2	T5CKIR1	T5CKIR0	T5GR3	T5GR2	T5GR1	T5GR0	
RPINR42_43	T3CKIR3	T3CKIR2	T3CKIR1	T3CKIR0	T3GR3	T3GR2	T3GR1	T3GR0	
RPINR40_41	T1CKIR3	T1CKIR2	T1CKIR1	T1CKIR0	T1GR3	T1GR2	T1GR1	T1GR0	
RPINR38_39	T0CKIR3	T0CKIR2	T0CKIR1	T0CKIR0	CCP10R3	CCP10R2	CCP10R1	CCP10R0	
RPINR36_37	CCP9R3	CCP9R2	CCP9R1	CCP9R0	CCP8R3	CCP8R2	CCP8R1	CCP8R0	
RPINR34_35	CCP7R3	CCP7R2	CCP7R1	CCP7R0	CCP6R3	CCP6R2	CCP6R1	CCP6R0	
RPINR32_33	CCP5R3	CCP5R2	CCP5R1	CCP5R0	CCP4R3	CCP4R2	CCP4R1	CCP4R0	
RPINR30_31	MDCIN2R3	MDCIN2R2	MDCIN2R1	MDCIN2R0	MDCIN1R3	MDCIN1R2	MDCIN1R1	MDCIN1R0	
RPINR28_29	MDMINR3	MDMINR2	MDMINR1	MDMINR0	INT3R3	INT3R2	INT3R1	INT3R0	
RPINR26_27	INT2R3	INT2R2	INT2R1	INT2R0	INT1R3	INT1R2	INT1R1	INT1R0	
RPINR24_25	IOC7R3	IOC7R2	IOC7R1	IOC7R0	IOC6R3	IOC6R2	IOC6R1	IOC6R0	
RPINR22_23	IOC5R3	IOC5R2	IOC5R1	IOC5R0	IOC4R3	IOC4R2	IOC4R1	IOC4R0	
RPINR20_21	IOC3R3	IOC3R2	IOC3R1	IOC3R0	IOC2R3	IOC2R2	IOC2R1	IOC2R0	
RPINR18_19	IOC1R3	IOC1R2	IOC1R1	IOC1R0	IOC0R3	IOC0R2	IOC0R1	IOC0R0	
RPINR16_17	ECCP3R3	ECCP3R2	ECCP3R1	ECCP3R0	ECCP2R3	ECCP2R2	ECCP2R1	ECCP2R0	
RPINR14_15	ECCP1R3	ECCP1R2	ECCP1R1	ECCP1R0	FLT0R3	FLT0R2	FLT0R1	FLT0R0	
RPINR12_13	SS2R3	SS2R2	SS2R1	SS2R0	SDI2R3	SDI2R2	SDI2R1	SDI2R0	
RPINR10_11	SCK2R3	SCK2R2	SCK2R1	SCK2R0	SS1R3	SS1R2	SS1R1	SS1R0	
RPINR8_9	SDI1R3	SDI1R2	SDI1R1	SDI1R0	SCK1R3	SCK1R2	SCK1R1	SCK1R0	
RPINR6_7	U4TXR3	U4TXR2	U4TXR1	U4TXR0	U4RXR3	U4RXR2	U4RXR1	U4RXR0	
RPINR4_5	U3TXR3	U3TXR2	U3TXR1	U3TXR0	U3RXR3	U3RXR2	U3RXR1	U3RXR0	
RPINR2_3	U2TXR3	U2TXR2	U2TXR1	U2TXR0	U2RXR3	U2RXR2	U2RXR1	U2RXR0	
RPINR0_1	U1TXR3	U1TXR2	U1TXR1	U1TXR0	U1RXR3	U1RXR2	U1RXR1	U1RXR0	

TABLE 11-12: RPINR REGISTERS

REGISTER 13-6: LCDREF: LCD REFERENCE LADDER CONTROL REGISTER										
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
LCDIRE	—	LCDCST2	LCDCST1	LCDCST0	VLCD3PE	VLCD2PE	VLCD1PE			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 7	LCDIRE: LCD 1 = Internal L) Internal Refer .CD reference i	ence Enable b is enabled and	it connected to tl	he internal con	trast control cir	cuit			
	0 = Internal L	CD reference i	s disabled							
bit 6	Unimplemen	ted: Read as 'o)'							
bit 5-3	LCDCST<2:0	>: LCD Contra	st Control bits							
	Selects the Resistance of the LCD Contrast Control Resistor Ladder: 111 =Resistor ladder is at maximum resistance (minimum contrast) 110 =Resistor ladder is at 6/7th of maximum resistance 101 =Resistor ladder is at 5/7th of maximum resistance 100 =Resistor ladder is at 4/7th of maximum resistance 011 =Resistor ladder is at 3/7th of maximum resistance 010 =Resistor ladder is at 2/7th of maximum resistance 010 =Resistor ladder is at 1/7th of maximum resistance 001 =Resistor ladder is at 1/7th of maximum resistance 001 =Resistor ladder is at 1/7th of maximum resistance									
bit 2	VLCD3PE: Bias3 Pin Enable bit 1 = BIAS3 level is connected to the external pin, LCDBIAS3 0 = BIAS3 level is internal (internal resistor ladder)									
bit 1	VLCD2PE: Bi	as2 Pin Enable	e bit							
	 1 = BIAS2 level is connected to the external pin, LCDBIAS2 0 = BIAS2 level is internal (internal resistor ladder) 									
bit 0	VLCD1PE: Bi	as1 Pin Enable	e bit							
	1 = BIAS1 lev 0 = BIAS1 lev	vel is connecte vel is internal (i	d to the externanternal resiston	al pin, LCDBIA r ladder)	S1					

20.3.4 ENABLING SPI I/O

To enable the serial port, the peripheral must first be mapped to I/O pins using the PPS-Lite feature. To enable the SPI peripheral, the MSSPx Enable bit, SSPEN (SSPxCON1<5>) must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPxCON registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDIx is automatically controlled by the SPI module
- SDOx must have the TRIS bit cleared for the corresponding RPn pin.
- SCKx (Master mode) must have the TRIS bit cleared for the corresponding RPn pin
- SCKx (Slave mode) must have the TRIS bit set for the corresponding RPn pin
- SSx must have the TRIS bit set for the corresponding RPn pin.

Any serial port function that is not desired may be overridden by programming the corresponding Data Direction (TRIS) register to the opposite value.

FIGURE 20-2: SPI MASTER/SLAVE CONNECTION

20.3.5 TYPICAL CONNECTION

Figure 20-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCKx signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- · Master sends data Slave sends data
- · Master sends dummy data Slave sends data



FIGURE 20-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)



FIGURE 20-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)

20.5.7 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPxCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCLx pin to be held low at the end of each data receive sequence.

20.5.7.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPxCON1 register is automatically cleared, forcing the SCLx output to be held low. The CKP bit, being cleared to '0', will assert the SCLx line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the SSPxBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 20-15).

- Note 1: If the user reads the contents of the SSPxBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

20.5.7.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address, and following the receive of the second byte of the 10-bit address, with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPxADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPxADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPxBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching, on the basis of the state of the BF bit, only occurs during a data sequence, not an address sequence.

20.5.7.3 Clock Stretching for 7-Bit Slave Transmit Mode

The 7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the SSPxBUF before the master device can initiate another transmit sequence (see Figure 20-10).

- Note 1: If the user loads the contents of SSPxBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
 - **2:** The CKP bit can be set in software, regardless of the state of the BF bit.

20.5.7.4 Clock Stretching for 10-Bit Slave Transmit Mode

In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the highorder bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 20-13).

REGISTER	21-3: BAUD	CONx: BAU	O RATE CO	NTROL REG	ISTER x			
R/W-0	R-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	IREN	WUE	ABDEN	
bit 7							bit 0	
Logondy								
Legena:	, bit	M = Mritabla k	.i+	II – Unimploi	montod bit road	1 25 '0'		
r = Value at		'1' = Bit is set	חנ	$0^{\circ} = \text{Bit is cle}$	ared	v = Ritis unkr		
							IOWIT	
bit 7	nust be cleared	d in software)						
bit 6	RCIDL: Rece 1 = Receive c 0 = Receive c	ive Operation Ic operation is Idle operation is activ	lle Status bit /e					
bit 5	RXDTP: Data/Receive Polarity Select bit <u>Asynchronous mode:</u> 1 = Receive data (RXx) is inverted (active-low) 0 = Receive data (RXx) is not inverted (active-high) <u>Asynchronous IrDA mode:</u> No effect on operation <u>Synchronous mode:</u> 1 = Data (DTx) is inverted (active low)							
bit 4	TXCKP: Sync Asynchronous 1 = Idle state 0 = Idle state	chronous Clock <u>s mode:</u> for transmit (TX for transmit (TX	x) is a low lev x) is a high le	et bit rel vel				
	Asynchronous 1 = Idle state 0 = Idle state Synchronous 1 = Idle state 0 = Idle state	s IrDA mode: for IrDA transm for IrDA transm <u>mode:</u> for clock (CKx) for clock (CKx)	it (TX) is a hig it (TX) is a lov is a high level is a low level	ıh level (ʻ1') v level (ʻ0')				
bit 3	BRG16: 16-B 1 = 16-bit Bau 0 = 8-bit Bau	it Baud Rate Re ud Rate Genera d Rate Generato	egister Enable tor – SPBRGI or – SPBRGx	bit Hx and SPBRC only (Compatil	Gx ble mode), SPB	RGHx value is	ignored	
bit 2	IREN: IrDA [®] Encoder and Decoder Enable bit Asynchronous mode: 1 = IrDA encoder and decoder are enabled (Asynchronous IrDA mode is active) 0 = IrDA encoder and decoder are disabled Synchronous mode: No effect on operation.							
bit 1	WUE: Wake-u Asynchronous 1 = EUSART cleared ir 0 = RXx pin i Synchronous Unused in this	up Enable bit s mode: x will continue f n hardware on fo s not monitored <u>mode:</u> s mode.	o sample the ollowing rising or rising edge	RXx pin – inte i edge e detected	errupt is genera	ted on the falli	ng edge; bit is	

Note 1: This feature is only available in Asynchronous mode with the 16x clock preset. The 16x clock is present for both the x16 and x64 BRG configurations.



For the 10-bit transfer function (when 10-bit resolution is available):

- The first code transition occurs when the input voltage is ((VR+) (VR-))/1024 or 1.0 LSb.
- The '00 0000 0001' code is centered at VR- + (1.5 * (((VR+) (VR-)) / 1024).
- The '10 0000 0000' code is centered at VREFL + (512.5 * (((VR+) (VR-)) /1024).
- An input voltage less than VR- + (((VR-) (VR-)) / 1024) converts as '00 0000 0000'.
- An input voltage greater than (VR-) + ((1023 (VR+)) (VR-))/1024) converts as '11 1111 1111'.

To minimize the effects of digital noise on the A/D module operation, the user should select a conversion trigger source that ensures the A/D conversion will take place in Sleep mode. The automatic conversion trigger option can be used for sampling and conversion in Sleep (SSRC<3:0> = 0111). To use the automatic conversion option, the ADON bit should be set in the instruction prior to the SLEEP instruction.

Note:	For the A/D module to operate in Sleep,
	the A/D clock source must be set to RC
	(ADRC = 1).

22.11.3 A/D OPERATION DURING CPU IDLE MODE

The module will continue normal operation when the device enters Idle mode. If the A/D interrupt is enabled (ADIE = 1), the device will wake-up from Idle mode when the A/D interrupt occurs. If the respective global interrupt enable bit(s) are also set, program execution will resume at the A/D Interrupt Service Routine (ISR). After the ISR completes, execution will continue from the instruction after the SLEEP instruction that placed the device in Idle mode.

22.11.4 PERIPHERAL MODULE DISABLE (PMD) REGISTER

The Peripheral Module Disable (PMD) registers provide a method to disable the A/D module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMDx control bit, the peripheral is in a minimum power consumption state. The control and STATUS registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. The A/D module is enabled only when the ADCMD bit in the PMD3 register is cleared.

22.12 Design Tips

Question 1: How can I optimize the system performance of the A/D Converter?

Answer: There are three main things to consider in optimizing A/D performance:

 Make sure you are meeting all of the timing specifications. If you are turning the module off and on, there is a minimum delay you must wait before taking a sample. If you are changing input channels, there is a minimum delay you must wait for this as well, and finally, there is TAD, which is the time selected for each bit conversion. This is selected in AD1CON3 and should be within a certain range, as specified in Section 30.0 "Electrical Specifications". If TAD is too short, the result may not be fully converted before the con- version is terminated, and if TAD is made too long, the voltage on the sampling capacitor can decay before the conversion is complete. These timing specifications are provided in the "Electrical Characteristics" section of the device data sheets.

- 2. Often, the source impedance of the analog signal is high (greater than 2.5 k Ω), so the current drawn from the source by leakage, and to charge the sample capacitor, can affect accuracy. If the input signal does not change too quickly, try putting a 0.1 uF capacitor on the analog input. This capacitor will charge to the analog voltage being sampled and supply the instantaneous current needed to charge the internal holding capacitor.
- Put the device into Sleep mode before the start of the A/D conversion. The RC clock source selection is required for conversions in Sleep mode. This technique increases accuracy, because digital noise from the CPU and other peripherals is minimized.

Question 2: Do you know of a good reference on A/ D Converters?

Answer: A good reference for understanding A/D conversions is the "Analog-Digital Conversion

Handbook third edition, published by Prentice Hall (ISBN 0-13-03-2848-0).

Question 3: My combination of channels/samples and samples/interrupt is greater than the size of the buffer. What will happen to the buffer?

Answer: This configuration is not recommended. The buffer will contain unknown results.

22.13 Related Application Notes

This section lists application notes that are related to this section of the data sheet. These application notes may not be written specifically for the PIC18F device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the 12-Bit A/D Converter with Threshold Detect module are:

AN546, Using the Analog-to-Digital (A/D) Converter (DS00546)

AN557, Four-Channel Digital Voltmeter with Display and Keyboard (DS00557)

AN693, Understanding A/D Converter Performance Specifications (DS00693)

Note: Visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC18F family of devices. The CTMU current source may be trimmed with the ITRIMx bits in CTMUCON1, using an iterative process to get the exact current desired. Alternatively, the nominal value without adjustment may be used. That value may be stored by software for use in all subsequent capacitive or time measurements.

To calculate the optimal value for RCAL, the nominal current must be chosen.

For example, if the A/D Converter reference voltage is 3.3V, use 70% of full scale (or 2.31V) as the desired approximate voltage to be read by the A/D Converter. If the range of the CTMU current source is selected to be 0.55 μ A, the resistor value needed is calculated as RCAL = 2.31V/0.55 μ A, for a value of 4.2 MΩ. Similarly, if the current source is chosen to be 5.5 μ A, RCAL would be 420,000Ω, and 42,000Ω if the current source is set to 55 μ A.

FIGURE 26-2: CTMU CURRENT SOURCE CALIBRATION CIRCUIT



A value of 70% of full-scale voltage is chosen to make sure that the A/D Converter is in a range that is well above the noise floor. If an exact current is chosen to incorporate the trimming bits from CTMUCON1, the resistor value of RCAL may need to be adjusted accordingly. RCAL also may be adjusted to allow for available resistor values. RCAL should be of the highest precision available in light of the precision needed for the circuit that the CTMU will be measuring. A recommended minimum would be 0.1% tolerance.

The following examples show a typical method for performing a CTMU current calibration.

• Example 26-1 demonstrates how to initialize the A/D Converter and the CTMU.

This routine is typical for applications using both modules.

• Example 26-2 demonstrates one method for the actual calibration routine.

This method manually triggers the A/D Converter to demonstrate the entire step-wise process. It is also possible to automatically trigger the conversion by setting the CTMU's CTTRIG bit (CTMUCON<0>).

ΒZ	BZ Branch if Zero					
Synta	ax:	BZ n				
Oper	ands:	-128 ≤ n ≤ 1	$-128 \le n \le 127$			
Oper	ation:	if Zero bit is (PC) + 2 + 2	if Zero bit is '1', (PC) + 2 + 2n \rightarrow PC			
Statu	s Affected:	None				
Enco	ding:	1110	0000 nnr	nn nnnn		
Desc	ription:	If the Zero b will branch.	pit is '1', then t	he program		
The 2's complement number '2n' is added to the PC. Since the PC will hav incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.				ber '2n' is e PC will have next ess will be ion is then a		
Words: 1						
Cycle	es:	1(2)				
Q C If Ju	ycle Activity: mp:					
	Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	Write to PC		
	No operation	No operation	No operation	No operation		
lf No	o Jump:					
i	Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	No operation		
<u>Exan</u>	nple: Before Instruc	HERE	BZ Jump			
	PC After Instructio If Zero PC If Zero	= ade on = 1; = ade = 0:	dress (HERE dress (Jump)		
	PC	= ade	dress (HERE	+ 2)		

CALL	- Subroutine Call			
Syntax:	CALL k {,:	s}		
Operands:	$0 \le k \le 104$ s \in [0,1]	8575		
Operation:	$\begin{array}{l} (PC) + 4 \rightarrow TOS, \\ k \rightarrow PC{<}20{:}1{>}; \\ if \ s = 1 \\ (W) \rightarrow WS, \\ (STATUS) \rightarrow STATUSS, \\ (BSR) \rightarrow BSRS \end{array}$			
Status Affected:	None			
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈
Words:	(PC+ 4) is p If 's' = 1, th registers an respective STATUSS update occ is loaded in 2-cycle inst	oushed o e W, STA re also pu shadow u and BSR urs. Ther urs. Ther to PC<2 truction.	nto the re ATUS and ushed int registers, S. If 's' = n, the 20- 0:1>. CA	eturn stacł d BSR o their WS, 0, no bit value 'l LL is a
words.	2			
Cycles:	2			
Q Cycle Activity:	02	03	1	04
Decode	Read literal 'k'<7:0>,	Push P stac	, CtoR k'I W	ead literal (<19:8>, rite to PC
No operation	No operation	No operat	ion c	No operation
Example:	HERE	CALL	THERE	,1
Before Instruc	tion			
PC	= address	S (HERE)	
After Instructio	n - calalar		- \	
PC TOS WS	= address = address = W	6 (THER 6 (HERE	E) + 4)	

IORL	w	Inclusive OR Literal with W				
Synta	ax:	IORLW k				
Oper	ands:	$0 \le k \le 25$	5			
Oper	ation:	(W) .OR. k	$x \rightarrow W$			
Statu	s Affected:	N, Z				
Enco	oding:	ing: 0000 1001 kkkk k			kkkk	
Desc	scription: The contents of W are ORed with th 8-bit literal 'k'. The result is placed in W.			with the aced		
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Read literal 'k'	Proce Data	ess a	W	/rite to W
Exan	nple:	IORLW	35h			
	Before Instruc W	tion = 9Ah				

=

BFh

After Instruction

W

		d ∈ [0,1] a ∈ [0,1]					
Oper	ation:	(W) .OR. (1	$ \rightarrow dest $				
Statu	s Affected:	N, Z	N, Z				
Enco	ding:	0001	0001 00da ffff ffff				
Desc	ription:	Inclusive C '0', the res the result i	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'.				
		lf 'a' is '0', If 'a' is '1', GPR bank	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.				
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read	Proce	ess V	Vrite to		
		register 'f'	Data	a de	stination		
<u>Exan</u>	<u>nple:</u>	IORWF F	ESULT,	0, 1			

Inclusive OR W with f

IORWF f {,d {,a}}

 $0 \leq f \leq 255$

imple:	IO	RWF
Before Instruct	ion	
RESULT	=	13h
W	=	91h
After Instruction	n	
RESULT	=	13h
W	=	93h

IORWF

Syntax:

Operands:

MOVLW Move Literal to W							
Synta	ax:	MOVLW	k				
Oper	ands:	$0 \le k \le 25$	5				
Oper	ation:	$k\toW$					
Status Affected:		None					
Encoding:		0000	1110	kkk	ck	kkkk	
Desc	ription:	The 8-bit I	The 8-bit literal 'k' is loaded into W.				
Words:		1	1				
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read	Proce	SS	V	/rite to	
		literal 'k'	Data	Data		W	
Exan	nple:	MOVLW	5Ah				
	After Instructio	n					
	W	= 5Ah					

MOVWF Move W to f					
Synta	ax:	MOVWF	f {,a}		
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		
Oper	ration:	$(W) \to f$			
Statu	is Affected:	None			
Enco	oding:	0110	111a	ffff	ffff
Desc	cription:	Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank.			
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.			
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details			
Word	ds:	1			
Cycle	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read register 'f'	Proce Data	ss a r	Write egister 'f'
Exan	nple:	MOVWF	REG, 0		
	Before Instruc	tion			
	W	= 4Fh = EEb			
	After Instructio	n n			
	W REG	= 4Fh = 4Fh			

SUB	FSR	Subtract	Subtract Literal from FSR				
Synta	ax:	SUBFSR	f, k				
Oper	ands:	$0 \le k \le 63$	3				
		$f \in [0, 1,$	2]				
Oper	ation:	FSRf – k	\rightarrow FSRf				
Statu	s Affected:	None					
Enco	ding:	1110	1001	ffkł	2	kkkk	
Desc	ription:	The 6-bit the conter by 'f'.	literal 'k' is nts of the	s subti FSR s	racte spec	ed from cified	
Word	ls:	1	1				
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read	Proce	SS	W	/rite to	
		register 'f'	Data	1	des	stination	
<u>Exan</u>	<u>nple:</u>	SUBFSR	2, 23h				

Before Instruc	ction	
FSR2	=	03FFh
After Instructi	on	
FSR2	=	03DCh

SUB	ULNK	Subtract Literal from FSR2 and Return				l Return	
Synta	ax:	SUBULNK	k				
Oper	ands:	$0 \le k \le 63$					
Oper	ation:	FSR2 – k	\rightarrow FS	R2,			
		$(TOS) \rightarrow F$	ъС				
Statu	s Affected:	None					
Enco	oding:	1110	100)1	11kk		kkkk
Desc	ription:	The 6-bit literal 'k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS.					
		The instruction takes two cycles to execute; a NOP is performed during the second cycle.					
		This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary '11'): it operates only on FSR2.				cial case e f = 3 FSR2.	
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2		C	23		Q4
	Decode	Read		Pro	cess	١	Write to
		register	ʻf'	Da	ata	de	estination
	No	No		N	ю		No
	Operation	Operatio	n	Oper	ation	0	peration

Example: SUBULNK 23h

Before Instruction					
FSR2	=	03FFh			
PC	=	0100h			
After Instruct	ion				
FSR2	=	03DCh			
PC	=	(TOS)			

TABLE 30-2:DC CHARACTERISTICS: POWER-DOWN AND SUPPLY CURRENT PIC18FXXJ94
(INDUSTRIAL)

PIC18FXX. (Industrial)	l94 Family				Standard Operating Conditions: 2V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial				
Param No.	Typ. ⁽¹⁾	Max.	Units		Conditions				
DC60	3.7	7.0	μA	-40°C					
	3.7	7.0	μA	+25°C	2.0\/				
	5.0	9.0	μA	+60°C	2.00				
	9.0	18	μA	+85°C		Sloop(2)			
	3.7	8.0	μA	-40°C		Sleep			
	3.7	8.0	μA	+25°C	3 3//				
	5.0	11.0	μA	+60°C	3.3V				
	10	20	μA	+85°C					
DC61	0.07	0.55	μA	-40°C		Retention Sleep or Retention Deep Sleep ⁽³⁾			
	0.09	0.55	μA	+25°C	2.01/				
	2.0	3.2	μA	+60°C	2.00				
	7.0	8.5	μA	+85°C					
	0.10	0.65	μA	-40°C					
	0.15	0.65	μA	+25°C	2 2\/				
	2.0	3.5	μA	+60°C	5.50				
	7.2	9.0	μA	+85°C					
DC70	0.06	0.5	μA	-40°C					
	0.08	0.5	μA	+25°C	2.01/				
	0.21	0.8	μA	+60°C	2.00				
	0.41	1.5	μA	+85°C		Doon Sloop			
	0.09	0.6	μA	-40°C		Deep Sleep			
	0.11	0.6	μA	+25°C	2.01/				
	0.42	1.2	μA	+60°C	3.3V				
	0.8	4.8	μA	+85°C					
	0.4	3.0	μA	-40°C to +85°C	0	RTCC with VBAT mode (LPRC or SOSC) ⁽⁴⁾			

Note 1: Data in the Typical column is at 3.3V, 25°C; typical parameters are for design guidance only and are not tested.

2: Retention regulator is disabled; SRETEN (RCON4<4>= 0), RETEN (CONFIG7L<0>= 1).

3: Retention regulator is enabled; SRETEN (RCON4<4> = 1), RETEN (CONFIG7L<0> = 0).

4: VBAT pin is connected to the battery and RTCC is running with VDD = 0.

TABLE 30-3:DC CHARACTERISTICS: POWER-DOWN AND SUPPLY CURRENT
PIC18F97J94 FAMILY (INDUSTRIAL)

Param No.	Device	Тур.	Max.	Units	Conditions					
	Supply Curre	ent (IDD)								
		22	55	μA	-40°C to +85°C	VDD = 2.0V				
	All Devices	23	56	μA	-40°C to +85°C	VDD = 3.3V	1030 - 31 KHZ, KC_KUN			
		21	54	μA	-40°C to +85°C	VDD = 2.0V				
		22	55	μA	-40°C to +85°C	VDD = 3.3V	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			

TABLE 30-4:DC CHARACTERISTICS: POWER-DOWN AND SUPPLY CURRENT
PIC18F97J94 FAMILY (INDUSTRIAL)

Param No.	Device	Тур.	Max.	Units	Conditions					
	Supply Curr	ent (IDD)								
	All Devices	22	55	μA	-40°C to +85°C	VDD = 2.0V				
		23	56	μA	-40°C to +85°C	VDD = 3.3V	FUSC - 32 KHZ, SEC_KUN			
		21	54	μA	-40°C to +85°C	VDD =2.0V				
		22	55	μA	-40°C to +85°C	VDD = 3.3V	FUSC - 32 KHZ, SEC_IDLE			

TABLE 30-5:DC CHARACTERISTICS: POWER-DOWN AND SUPPLY CURRENT
PIC18F97J94 FAMILY (INDUSTRIAL)

Param No.	Device	Тур.	Max.	Units	Conditions						
	Supply Current (IDD)										
		325	430	μA	-40°C to +85°C	VDD = 2.0V					
		325	430	μA	-40°C to +85°C	VDD = 3.3V	1050 - 1 Minz, kc_kun				
		540	700	μA	-40°C to +85°C	VDD = 2.0V					
	All Devices	540	700	μA	-40°C to +85°C	VDD = 3.3V	1050 - 4 Miliz, RC_RON				
		820	1000	μA	-40°C to +85°C	VDD = 2.0V					
		825	1000	μA	-40°C to +85°C	VDD = 3.3V					
		275	370	μA	-40°C to +85°C	VDD = 2.0V					
		275	370	μA	-40°C to +85°C	VDD = 3.3V					
		345	440	μA	-40°C to +85°C	VDD = 2.0V					
		345	440	μA	-40°C to +85°C	VDD = 3.3V					
		435	620	μA	-40°C to +85°C	VDD = 2.0V					
		435	620	μA	-40°C to +85°C	VDD = 3.3V					



TABLE 30-33	EXAMPLE SPLSLAVE MODE REQUIREMENTS (CKF = 1
TADLE 00-00.		ONE - I

Param. No.	Symbol	Characteristic	C	Min.	Max.	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx \downarrow or SCKx \uparrow Inpu	3 Тсү	—	ns		
70A	TssL2WB	SSx to Write to SSPBUF	o Write to SSPBUF				
71	TscH	SCKx Input High Time	Continuous	1.25 TCY + 30	—	ns	
71A		Sx ↓ to SCKx ↓ or SCKx ↑ Inpu Sx to Write to SSPBUF CKx Input High Time Slave mode) CKx Input Low Time Slave mode) ast Clock Edge of Byte 1 to the F yte 2 old Time of SDIx Data Input to S DOx Data Output Rise Time DOx Data Output Fall Time Sx ↑ to SDOx Output High-Imp CKx Output Rise Time (Master	Single Byte	40	—	ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 TCY + 30	—	ns	
72A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the F Byte 2	irst Clock Edge of	1.5 Tcy + 40	—	ns	(Note 2)
74	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to	40	-	ns		
75	TDOR	SDOx Data Output Rise Time	—	25	ns		
76	TDOF	SDOx Data Output Fall Time	—	25	ns		
77	TssH2doZ	SSx ↑ to SDOx Output High-Imp	10	50	ns		
78	TSCR	SCKx Output Rise Time (Master	mode)	—	25	ns	
79	TscF	SCKx Output Fall Time (Master n	node)	_	25	ns	
80	TSCH2DOV, TSCL2DOV	SDOx Data Output Valid after SC	_	50	ns		
82	TssL2DoV	SDOx Data Output Valid after SS	x ↓ Edge		50	ns	
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge		1.5 TCY + 40	—	ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B