



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2014110	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f913-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	15
2.0	Memory Organization	
3.0	I/O Ports	
4.0	Oscillator Module (With Fail-Safe Clock Monitor)	
5.0	Timer0 Module	
6.0	Timer1 Module with Gate Control	102
7.0	Timer2 Module	107
8.0	Comparator Module	109
9.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)	121
10.0	Liquid Crystal Display (LCD) Driver Module	143
11.0	Programmable Low-Voltage Detect (PLVD) Module	171
12.0	Analog-to-Digital Converter (ADC) Module	175
13.0	Data EEPROM and Flash Program Memory Control	187
14.0	SSP Module Overview	193
15.0	Capture/Compare/PWM (CCP) Module	211
16.0	Special Features of the CPU	219
17.0	Instruction Set Summary	241
18.0	Development Support	251
19.0		
20.0	DC and AC Characteristics Graphs and Tables	
21.0	Packaging Information	305
	endix A: Data Sheet Revision History	
	endix B: Migrating From Other PIC [®] Devices	
Appe	andix C: Conversion Considerations	316
Index	Χ	317
The N	Microchip Web Site	325
Custo	omer Change Notification Service	325
Custo	omer Support	
Read	der Response	
Produ	uct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

- To determine if an errata sheet exists for a particular device, please check with one of the following:
- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

TABLE 2-2: PIC16F91X/946 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1											
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page	
1											
INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)									41,226	
OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	33,227	
PCL	Program C	ounter's (PC) Least Sign	ificant Byte					0000 0000	40,226	
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	32,226	
FSR	Indirect Da	ta Memory A	ddress Poin	iter					xxxx xxxx	41,226	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	44,227	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	54,227	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	62,227	
TRISD ⁽³⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111	71,227	
TRISE	TRISE7 ⁽²⁾	TRISE6(2)	TRISE5(2)	TRISE4 ⁽²⁾	TRISE3 ⁽⁵⁾	TRISE2 ⁽³⁾	TRISE1 ⁽³⁾	TRISE0 ⁽³⁾	1111 1111	76,227	
PCLATH		_	_	Write Buffe	r for the upp	er 5 bits of th	ne Program	Counter	0 0000	40,226	
INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	34,226	
PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	35,227	
PIE2	OSFIE	C2IE	C1IE	LCDIE	_	LVDIE	_	CCP2IE ⁽³⁾	0000 -0-0	36,227	
PCON		_	_	SBOREN	-	_	POR	BOR	1qq	39,227	
OSCCON		IRCF2	IRCF1	IRCF0	OSTS ⁽⁴⁾	HTS	LTS	SCS	-110 q000	88,227	
OSCTUNE		_	_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	92,227	
ANSEL	ANS7 ⁽³⁾	ANS6 ⁽³⁾	ANS5 ⁽³⁾	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	43,227	
PR2	Timer2 Per	iod Register							1111 1111	107,227	
SSPADD	Synchrono	us Serial Po	rt (I ² C mode) Address R	egister				0000 0000	202,227	
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	194,227	
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	55,227	
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	_	-	-	_	0000	54,227	
CMCON1		_	_	-	-	_	T1GSS	C2SYNC	10	117,227	
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	130,227	
SPBRG	SPBRG7	SPBRG6	SPBRG5	SPBRG4	SPBRG3	SPBRG2	SPBRG1	SPBRG0	0000 0000	132,227	
_	Unimpleme	ented							_		
_									_	_	
CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	116,227	
VRCON	VREN	_	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	118,227	
ADRESL		Register Lo							xxxx xxxx	182,227	
ADCON1	_	ADCS2	ADCS1	ADCS0					-000	181,227	
	Name INDF OPTION_REG PCL STATUS FSR TRISA TRISC TRISC TRISC PCLATH NTCON PE12 PCON OSCCON OSCCON OSCCON SSPADD SSPSTAT WPUB IOCB CMCON1 TXSTA SPBRG	NameBit 7INDFAddressingOPTION_REGRBPUPCLProgram CSTATUSIRPFSRIndirect DaTRISATRISA7TRISBTRISB7TRISCTRISC7TRISCTRISC7TRISCGIEPCLATHGIEPIE1CSFIEPCONMOSCCONMOSCCONMSPADDSynchronoSSPSTATSMPWPUBWPUB7IOCBIOCB7CMCON1MTXSTACSRCSPBRGSPBRG7CMCON2CANCCMCON4C20UTCMCON4C20UTVRCONVRENANSELANSTSPBRGSPBRG7CMCON4CSRCANSTACSRCSPBRGSPBRG7ANSELANSTANSTSNPWPUBWPUB7IOCBIOCB7CMCON4VRUMANSESANTANTCSRCANTCSRCANTCNCANTCANTANTCNCANTCNCANTCNCANTCNCANTCNCANTCNCANTCNCANTCNCANTCNCANTCNCANTCNCANTCNCANTCNCANTCNCANTCNCA	NameBit 7Bit 6INDFAddressing this locationOPTION_REGRBPUINTEDGPCLProgram Conter's (PC)STATUSIRPRP1FSRIndirect Data Memory ATRISATRISA7TRISA6TRISBTRISB7TRISB6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCGIEPEIEPCLATH——INTCONGIEPEIEPIE1EEIEADIEPIE2OSFIEC2IEPCON——ANSELANS7(3)ANS6(3)PR2Timer2 PerterSSPADDSynchronsterSSPATATSMPCKEWPUBWPUB7INCB6IOCBIOCB7IOCB6CMCON1——TXSTACSRCTX9SPBRGSPBRG7SPBRG6MCON0C20UTC10UTVRCONVREN—ADRESLA/D Resuttergister L0	NameBit 7Bit 6Bit 5INDFAddressing this location uses conteredOPTION_REGRBPUINTEDGTOCSPCLProgram Conter's (PC-Least SignSTATUSIRPRP1RP0FSRIndirect Data Memory - Uses SolidTRISATRISA7TRISA6TRISA5TRISBTRISB7TRISB6TRISB5TRISCTRISC7TRISC6TRISC1TRISETRISC7TRISC6TRISC2PCLATHINTCONGIEPEIETOIEPIE1EEIEADIERCIEPIE2OSFIEC2IEC1IEPCONOSCCONIRCF2ANSELANS7(3)ANS6(3)ANS5(3)PR2Timer2 Pertor RegisterSSPADDSynchronov Serial PCI (¹² C modeSSPADDSynchronov Serial PCI (¹² C modeSSPSTATSMPIOCBIOCB7IOCB6IOCB5IOCBSPBRGSPBRG7SPBRGSPBRGSPBRG7SPBRG5SPBRG5UnimplemetorCMCON0C2OUTC1OUTC2INVVRCONVRENVRRADRESLA/D Result Register Low Byte	NameBit 7Bit 6Bit 5Bit 4INDFAddressing this locative secont set of FSR to OPTION_REGRBPUINTEDGTOCSTOSEPCLProgram Counter's (PULeast Significant Byte)STATUSIRPRP1RP0TOFSRIndirect Data Memory Autorss PointTRISATRISATRISATRISATRISA7TRISA6TRISA5TRISA4TRISBTRISD7TRISC6TRISC5TRISC4TRISCTRISC7TRISC6TRISC5TRISC4TRISCTRISC7TRISC6TRISC5TRISC4PCLATHWrite BuffeINTCONGIEPEIETOIEINTEPIE1EEIEADIERCIETXIEPICONSBORENSBORENOSCCONIRCF2IRCF1IRCF0OSCTUNETUN4ANSELANS7(3)ANS6(3)ANS6(3)ANS6SPADDSynchron-vert RegisterVPUBWPUB7WPUB6WPUB7VPUBWPUB7IOCB6IOCB5IOCB4IOCB4IOCBIOCB7IOCB6SPBRG5SPBRG4SPBRGSPBRG7SPBRG6SPBRG5SPBRG4ANDRENTXSTACSQUTC10UTC2INVC1INVVRCON0C2QUTC10UTC2INVC1INVVRCON0VRENVRRANDRESLA/D Resut-kejster Lucation </td <td>NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses conterts of FSR to address dataOPTION_REGRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOPDFSRIndirect Data Memory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISBTRISB7TRISC6TRISC5TRISC4TRISB3TRISCTRISC7TRISC6TRISD5TRISC4TRISD3TRISETRISE7(2)TRISC6TRISC5TRISC4TRISC3TRISETRISE7(2)TRISC6TRISC5TRISC4TRISC3TRISETRISE7(2)TRISC6(2)TRISE4(2)TRISC3TRISETRISE7(2)TRISC6(2)TRISC5TRISC4TRISC3TRISETRISE7(2)TRISC6(2)TRISC5TRISC4TRISC3TRISETRISE7(2)TRISE6(2)TRISE4(2)TRISC3PCLATHWrite Buffer to the uppINTCONGIEPEIETOIEINTEPIE1EEIEADIERCIETXIESSPIEPIE2OSFIEC2IEC1IELCDIE-OSCCON-IRCF2IRCF1IRCF0OSTS(4)OSCTUNETUN4TUN3ANSELANS7(3)ANS6(3)ANS4(3)ANS4ANS3PR2Timer2 PercertV</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2INDFAddressing this location uses contents of FSR to address data memory OPTION_REGRBPUINTEDGTOCSTOSEPSAPS2PCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOPDZFSRIndirect DataMemory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISA2TRISBTRISB7TRISB6TRISD5TRISD4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2PCLATH-<</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1INDFAddressing this location uses contents of FSR to address data memory (not a physic OPTION_REGRBPUINTEDGTOCSTOSEPSAPS2PS1PCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOTODZDCFSRIndirect Data Memory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISA2TRISA1TRISBTRISB7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3TRISC2(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3TRISC2(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC3TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC3TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC4(2)TRISC3(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC5TRISC4(2)TRISC3(3)TRISC2(3)TRISC1(3)TRISCTRISC7TRISC6(2)TRISC4TRISC4(2)TRISC3(3)TRISC4(3)TRISC4(3)<td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INDF Addressing this location uses contents of FSR to address data memory (not a physical register) OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS00 PCL Program Counter's (PC) Least Significant Byte TSSE PSA PS2 DC C STATUS IRP RP1 RP0 TO PD Z DC C FSR Indirect Data Memory Address Pointer TRISA TRISA7 TRISA6 TRISA5 TRISA3 TRISA2 TRISA1 TRISA0 TRISC TRISC6 TRISC55 TRISC4 TRISC3 TRISC2 TRISD1 TRISB0 TRISD¹⁰³ TRISC7 TRISE64 TRISE512 TRISE41 TRISE30 TRISE11 TRISB03 TRISD¹³ TRISE74 TRISE51 TRISE41 TRISE30 TRISE11 TRISE03 TRISD17 TRISE64 TRISE420 TRISE31 TRISE30</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR INDF Addressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxx OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111<1111</td> PCL Program Counter's (PC) Least Significant Byte 0000 00001 1xxxx xxxx xxxx STATUS IRP RP1 RP0 TO PD Z DC C 0001 1xxxx FSR Indirect Data Memory Address Pointer xxxx xxxx TRISA5 TRISA5 TRISA3 TRISA2 TRISA1 TRISA0 1111 1111 TRISC TRISC6 TRISC5 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC41 TRISC4 TRI</td>	NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses conterts of FSR to address dataOPTION_REGRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOPDFSRIndirect Data Memory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISBTRISB7TRISC6TRISC5TRISC4TRISB3TRISCTRISC7TRISC6TRISD5TRISC4TRISD3TRISETRISE7(2)TRISC6TRISC5TRISC4TRISC3TRISETRISE7(2)TRISC6TRISC5TRISC4TRISC3TRISETRISE7(2)TRISC6(2)TRISE4(2)TRISC3TRISETRISE7(2)TRISC6(2)TRISC5TRISC4TRISC3TRISETRISE7(2)TRISC6(2)TRISC5TRISC4TRISC3TRISETRISE7(2)TRISE6(2)TRISE4(2)TRISC3PCLATHWrite Buffer to the uppINTCONGIEPEIETOIEINTEPIE1EEIEADIERCIETXIESSPIEPIE2OSFIEC2IEC1IELCDIE-OSCCON-IRCF2IRCF1IRCF0OSTS(4)OSCTUNETUN4TUN3ANSELANS7(3)ANS6(3)ANS4(3)ANS4ANS3PR2Timer2 PercertV	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2INDFAddressing this location uses contents of FSR to address data memory OPTION_REGRBPUINTEDGTOCSTOSEPSAPS2PCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOPDZFSRIndirect DataMemory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISA2TRISBTRISB7TRISB6TRISD5TRISD4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2PCLATH-<	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1INDFAddressing this location uses contents of FSR to address data memory (not a physic OPTION_REGRBPUINTEDGTOCSTOSEPSAPS2PS1PCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOTODZDCFSRIndirect Data Memory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISA2TRISA1TRISBTRISB7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3TRISC2(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3TRISC2(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC3TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC3TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC4(2)TRISC3(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC5TRISC4(2)TRISC3(3)TRISC2(3)TRISC1(3)TRISCTRISC7TRISC6(2)TRISC4TRISC4(2)TRISC3(3)TRISC4(3)TRISC4(3) <td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INDF Addressing this location uses contents of FSR to address data memory (not a physical register) OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS00 PCL Program Counter's (PC) Least Significant Byte TSSE PSA PS2 DC C STATUS IRP RP1 RP0 TO PD Z DC C FSR Indirect Data Memory Address Pointer TRISA TRISA7 TRISA6 TRISA5 TRISA3 TRISA2 TRISA1 TRISA0 TRISC TRISC6 TRISC55 TRISC4 TRISC3 TRISC2 TRISD1 TRISB0 TRISD¹⁰³ TRISC7 TRISE64 TRISE512 TRISE41 TRISE30 TRISE11 TRISB03 TRISD¹³ TRISE74 TRISE51 TRISE41 TRISE30 TRISE11 TRISE03 TRISD17 TRISE64 TRISE420 TRISE31 TRISE30</td> <td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR INDF Addressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxx OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111<1111</td> PCL Program Counter's (PC) Least Significant Byte 0000 00001 1xxxx xxxx xxxx STATUS IRP RP1 RP0 TO PD Z DC C 0001 1xxxx FSR Indirect Data Memory Address Pointer xxxx xxxx TRISA5 TRISA5 TRISA3 TRISA2 TRISA1 TRISA0 1111 1111 TRISC TRISC6 TRISC5 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC41 TRISC4 TRI	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INDF Addressing this location uses contents of FSR to address data memory (not a physical register) OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS00 PCL Program Counter's (PC) Least Significant Byte TSSE PSA PS2 DC C STATUS IRP RP1 RP0 TO PD Z DC C FSR Indirect Data Memory Address Pointer TRISA TRISA7 TRISA6 TRISA5 TRISA3 TRISA2 TRISA1 TRISA0 TRISC TRISC6 TRISC55 TRISC4 TRISC3 TRISC2 TRISD1 TRISB0 TRISD ¹⁰³ TRISC7 TRISE64 TRISE512 TRISE41 TRISE30 TRISE11 TRISB03 TRISD ¹³ TRISE74 TRISE51 TRISE41 TRISE30 TRISE11 TRISE03 TRISD17 TRISE64 TRISE420 TRISE31 TRISE30	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR INDF Addressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxx OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111<1111	

Legend: - = Unimplemented locations read as $\underline{0', u}$ = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: PIC16F946 only, forced '0' on PIC16F91X.

3: PIC16F914/917 and PIC16F946 only, forced '0' on PIC16F913/916.

4: The value of the OSTS bit is dependent on the value of the Configuration Word (CONFIG) of the device. See Section 4.2 "Oscillator Control".

5: Bit is read-only; TRISE3 = 1 always.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank 3											
180h	INDF	Addressing register)	XXXX XXXX	41,226							
181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	33,227
182h	PCL	Program C	Counter (PC)) Least Sigi	nificant Byte	•				0000 0000	40,226
183h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	32,226
184h	FSR	Indirect Da	ata Memory	Address Po	inter					xxxx xxxx	41,226
185h	TRISF ⁽³⁾	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	1111 1111	81,228
186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	54,227
187h	TRISG ⁽³⁾		—	TRISG5	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	11 1111	84,228
188h	PORTF ⁽³⁾	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx xxxx	81,228
189h	PORTG ⁽³⁾	_	_	RG5	RG4	RG3	RG2	RG1	RG0	xx xxxx	84,228
18Ah	PCLATH	_	_	_	Write Buffe	er for the up	per 5 bits of	the Program	m Counter	0 0000	40,226
18Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	34,226
18Ch	EECON1	EEPGD	_	_		WRERR	WREN	WR	RD	0 x000	189,229
18Dh	EECON2	EEPROM	Control Reg	ister 2 (not	a physical r	egister)	•	•	•		187
18Eh		Reserved								_	—
18Fh	—	Reserved	-							—	—
190h	LCDDATA12 ⁽³⁾	SEG31 COM0	SEG30 COM0	SEG29 COM0	SEG28 COM0	SEG27 COM0	SEG26 COM0	SEG25 COM0	SEG24 COM0	XXXX XXXX	147,228
191h	LCDDATA13 ⁽³⁾	SEG39 COM0	SEG38 COM0	SEG37 COM0	SEG36 COM0	SEG35 COM0	SEG34 COM0	SE33 COM0	SEG32 COM0	XXXX XXXX	147,228
192h	LCDDATA14 ⁽³⁾	—	—	—	—	—	—	SEG41 COM0	SEG40 COM0	xx	147,228
193h	LCDDATA15 ⁽³⁾	SEG31 COM1	SEG30 COM1	SEG29 COM1	SEG28 COM1	SEG27 COM1	SEG26 COM1	SEG25 COM1	SEG24 COM1	XXXX XXXX	147,228
194h	LCDDATA16 ⁽³⁾	SEG39 COM1	SEG38 COM1	SEG37 COM1	SEG36 COM1	SEG35 COM1	SEG34 COM1	SEG33 COM1	SEG32 COM1	xxxx xxxx	147,228
195h	LCDDATA17 ⁽³⁾	-	—	_	—	—	—	SEG41 COM1	SEG40 COM1	xx	147,228
196h	LCDDATA18 ⁽³⁾	SEG31 COM2	SEG30 COM2	SEG29 COM2	SEG28 COM2	SEG27 COM2	SEG26 COM2	SEG25 COM2	SEG24 COM2	xxxx xxxx	147,228
197h	LCDDATA19 ⁽³⁾	SEG39 COM2	SEG38 COM2	SEG37 COM2	SEG36 COM2	SEG35 COM2	SEG34 COM2	SEG33 COM2	SEG32 COM2	xxxx xxxx	147,228
198h	LCDDATA20 ⁽³⁾	-	—	-	-	—	-	SEG41 COM2	SEG40 COM2	xx	147,228
199h	LCDDATA21 ⁽³⁾	SEG31 COM3	SEG30 COM3	SEG29 COM3	SEG28 COM3	SEG27 COM3	SEG26 COM3	SEG25 COM3	SEG24 COM3	XXXX XXXX	147,228
19Ah	LCDDATA22 ⁽³⁾	SEG39 COM3	SEG38 COM3	SEG37 COM3	SEG36 COM3	SEG35 COM3	SEG34 COM3	SEG33 COM3	SEG32 COM3	XXXX XXXX	147,228
19Bh	LCDDATA23 ⁽³⁾	—	—	—	-	-	-	SEG41 COM3	SEG40 COM3	xx	147,228
19Ch	LCDSE3(2, 3)	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	0000 0000	147,229
19Dh	LCDSE4 ^(2, 3)	SE39	SE38	SE37	SE36	SE35	SE34	SE33	SE32	0000 0000	147,229
19Eh	LCDSE5 ^(2, 3)							SE41	SE40	00	147.229
19Eh		Unimpleme							0240	00	171,229

TABLE 2-4: PIC16F91X/946 SPECIAL FUNCTION REGISTERS SUMMARY BANK 3

Legend: Note 1

d: -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.


2: This register is only initialized by a POR or BOR reset and is unchanged by other Resets.

3: PIC16F946 only.

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-6 shows the two situations for the loading of the PC. The upper example in Figure 2-6 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-6 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-6: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note AN556, *"Implementing a Table Read"* (DS00556).

2.3.2 STACK

The PIC16F91X/946 family has an 8-level x 13-bit wide hardware stack (see Figures 2-1 and 2-2). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth PUSH overwrites the value that was stored from the first PUSH. The tenth PUSH overwrites the second PUSH (and so on).

- Note 1: There are no Status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Program Memory Paging

All PIC16F91X/946 devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is POPed off the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the RETURN instructions (which POPs the address from the stack).

Note:	The contents of the PCLATH register are unchanged after a RETURN or RETFIE instruction is executed. The user must rewrite the contents of the PCLATH regis- ter for any subsequent subroutine calls or GOTO instructions.
-------	--

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

	ORG 500h	
	BCF PCLATH,4	
	BSF PCLATH,3	;Select page 1 ;(800h-FFFh)
	CALL SUB1_P1	;Call subroutine in
	: –	;page 1 (800h-FFFh)
	:	
	ORG 900h	;page 1 (800h-FFFh)
SUB1_P1		
	:	;called subroutine
		;page 1 (800h-FFFh)
	:	
	RETURN	;return to
		;Call subroutine
		;in page 0
		;(000h-7FFh)

REGISTER 3-7: WPUB: WEAK PULL-UP REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0			
bit 7										
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown						

WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled

bit 7-0


0 = Pull-up disabled

Note 1: Global RBPU must be enabled for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISx<7:0> = 0).

4.7.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCCON register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word register (CONFIG), or the internal oscillator.



6.10 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 6-1, is used to control Timer1 and select the various features of the Timer1 module.

REGISTER 6-1: T1CON: TIMER 1 CONTROL REGISTER

R/W-0	0 R/W-0 R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0						
T1GINV ⁽	(1) TMR1GE ⁽²⁾	T1CKPS1 T1CKPS0		T1OSCEN	T1OSCEN T1SYNC		TMR10N					
bit 7	·						bit 0					
Legend:												
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'						
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 7	1 = Timer1 ga	•	h (Timer1 cou	nts when gate	• /							
bit 6	 0 = Timer1 gate is active-low (Timer1 counts when gate is low) TMR1GE: Timer1 Gate Enable bit⁽²⁾ <u>If TMR1ON = 0:</u> This bit is ignored <u>If TMR1ON = 1:</u> 1 = Timer1 counting is controlled by the Timer1 Gate function 0 = Timer1 is always counting 											
bit 5-4	T1CKPS<1:0	>: Timer1 Inpu	t Clock Presca	ale Select bits								
	10 = 1:4 Pres 01 = 1:2 Pres	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale Value 10 = 1:4 Prescale Value 01 = 1:2 Prescale Value 00 = 1:1 Prescale Value										
bit 3	T1OSCEN: LI	P Oscillator En	able Control b	it								
bit 2	1 = LP oscilla 0 = LP oscilla <u>Else:</u> This bit is igno T1SYNC: Tim	T1OSCEN: LP Oscillator Enable Control bit If INTOSC without CLKOUT oscillator is active: 1 = LP oscillator is enabled for Timer1 clock 0 = LP oscillator is off Else: This bit is ignored. LP oscillator is disabled. T1SYNC: Timer1 External Clock Input Synchronization Control bit										
	0 = Synchroni TMR1CS = 0:	nchronize exte ize external clo	ock input									
bit 1		ner1 Clock Sou										
		clock from T1C		rising edge)								
bit 0	TMR1ON: Tin	ner1 On bit										
	1 = Enables T 0 = Stops Tim	-										
2:	T1GINV bit inverts TMR1GE bit must register, as a Time	be set to use e	either T1G pin			e T1GSS bit of	the CMCON1					

8.1.1 ANALOG INPUT CONNECTION CONSIDERATIONS

A simplified circuit for an analog input is shown in Figure 8-4. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.




FIGURE 8-4: ANALOG INPUT MODEL




TABLE 8-2:SUMMARY OF REGISTERS ASSOCIATED WITH THE COMPARATOR AND VOLTAGE
REFERENCE MODULES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
CMCON1	—	_	_	_	—	_	T1GSS	C2SYNC	10	10
INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	x000 000x	0000 000x
PIE2	OSFIE	C2IE	C1IE	LCDIE	—	LVDIE	_	CCP2IE	0000 -0-0	0000 -0-0
PIR2	OSFIF	C2IF	C1IF	LCDIF	—	LVDIF	_	CCP2IF	0000 -0-0	0000 -0-0
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx xxxx	uuuu uuuu
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
VRCON	VREN	_	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0000 0000


Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for comparator.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	x000 0000	0000 000x
LCDCON	LCDEN	SLPEN	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0	0001 0011	0001 0011
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	0000 0000	0000 0000
PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
TXREG	AUSART -	Transmit Da		0000 0000	0000 0000					
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Asynchronous Transmission.

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0		
bit 7	1				1	•	bit		
Legend:									
R = Readable bit		W = Writable	bit	U = Unimple	mented bit, rea	ıd as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	'0' = Bit is cleared		x = Bit is unknown		
bit 7	WFT: Wavefo	orm Type Selec	t bit						
		vaveform (phas vaveform (phas							
bit 6	BIASMD: Bia	as Mode Select	bit						
	When LMUX	<1:0> = 00:							
	0 = Static Bia	as mode (do no	t set this bit t	oʻ1')					
	When LMUX								
	1 = 1/2 Bias								
	0 = 1/3 Bias mode								
		$\frac{\text{When LMUX}<1:0> = 10:}{1 - 1/2}$							
	1 = 1/2 Bias mode 0 = 1/3 Bias mode								
	When LMUX								
	0 = 1/3 Bias	mode (do not s	et this bit to '	1')					
bit 5	LCDA: LCD	LCDA: LCD Active Status bit							
		er module is ac er module is ina							
bit 4 WA: LCD		CD Write Allow Status bit							
		o the LCDDATA o the LCDDATA							
bit 3-0		D Prescaler Se	-						
	1111 = 1:16								
	1110 = 1:15								
	1101 = 1:14 1100 = 1:13								
	1011 = 1:12								
	1010 = 1:11								
	1001 = 1:10								
	1000 = 1:9								
	0111 = 1:8								
	0110 = 1:7 0101 = 1:6								
	0101 = 1.0 0100 = 1.5								
	0011 = 1:4								
	0010 = 1:3								
	0001 = 1:2								
	0000 = 1:1								

REGISTER 10-2: LCDPS: LCD PRESCALER SELECT REGISTER







FIGURE 12-5: ADC TRANSFER FUNCTION



17.0 INSTRUCTION SET SUMMARY

The PIC16F913/914/916/917/946 instruction set is highly orthogonal and is comprised of three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 17-1, while the various opcode fields are summarized in Table 17-1.

Table 17-2 lists the instructions recognized by the MPASMTM assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

17.1 Read-Modify-Write Operations


Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a CLRF PORTA instruction will read PORTA, clear all the data bits, then write the result back to PORTA. This example would have the unintended consequence of clearing the condition that set the RBIF flag.

TABLE 17-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

FIGURE 17-1: GENERAL FORMAT FOR INSTRUCTIONS



ADDLW	Add literal and W		
Syntax:	[<i>label</i>] ADDLW k		
Operands:	$0 \le k \le 255$		
Operation:	$(W) + k \to (W)$		
Status Affected:	C, DC, Z		
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.		

BCF	Bit Clear f
Syntax:	[<i>label</i>]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	0 → (f)
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[<i>label</i>]BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND literal with W		
Syntax:	[<i>label</i>] ANDLW k		
Operands:	$0 \le k \le 255$		
Operation:	(W) .AND. (k) \rightarrow (W)		
Status Affected:	Z		
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.		

	register.		
ANDWF	AND W with f		
Syntax:	[<i>label</i>] ANDWF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	(W) .AND. (f) \rightarrow (destination)		
Status Affected:	Z		
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the		

result is stored back in register 'f'.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[<i>label</i>]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

19.6 Thermal Considerations

Param No.	Symbol	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance	60.0	°C/W	28-pin PDIP package
	Junction to Ambient	80.0	°C/W	28-pin SOIC package	
			90.0	°C/W	28-pin SSOP package
			27.5	°C/W	28-pin QFN 6x6 mm package
			47.2	°C/W	40-pin PDIP package
			46.0	°C/W	44-pin TQFP package
			24.4	°C/W	44-pin QFN 8x8 mm package
			77.0	°C/W	64-pin TQFP package
TH02	θJC	Thermal Resistance	31.4	°C/W	28-pin PDIP package
	Junction to Case	24.0	°C/W	28-pin SOIC package	
		24.0	°C/W	28-pin SSOP package	
		20.0	°C/W	28-pin QFN 6x6 mm package	
			24.7	°C/W	40-pin PDIP package
			14.5	°C/W	44-pin TQFP package
			20.0	°C/W	44-pin QFN 8x8 mm package
			24.4	°C/W	64-pin TQFP package
TH03	TJ	Junction Temperature	150	°C	For derated power calculations
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation	—	W	PINTERNAL = IDD x VDD (NOTE 1)
TH06	PI/O	I/O Power Dissipation	—	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	-	W	Pder = (Tj - Ta)/θja (NOTE 2, 3)

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature.

3: Maximum allowable power dissipation is the lower value of either the absolute maximum total power dissipation or derated power (PDER).

TABLE 19-9: PIC16F913/914/916/917/946 A/D CONVERSION REQUIREMENTS

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD130*	TAD	A/D Clock Period	1.6	_	9.0	μs	Tosc-based, VREF≥3.0V
			3.0	—	9.0	μs	Tosc-based, VREF full range
		A/D Internal RC Oscillator Period	3.0	6.0	9.0	μs	ADCS<1:0> = 11 (ADRC mode) At VDD = 2.5V
			1.6	4.0	6.0	μs	At VDD = 5.0V
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	_	11	_	TAD	Set GO/DONE bit to new data in A/D Result register
AD132*	TACQ	Acquisition Time		11.5		μs	
AD133*	TAMP	Amplifier Settling Time			5	μs	
AD134	Tgo	Q4 to A/D Clock Start	_	Tosc/2	_	—	
				Tosc/2 + Tcy		_	If the A/D clock source is selected as RC, a time of TcY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRESH and ADRESL registers may be read on the following TCY cycle.

2: See Section 12.3 "A/D Acquisition Requirements" for minimum conditions.


DC CHA	RACTERIS	STICS	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating VoltageVDD Range 2.0V-5.5V							
Sym.	CI	naracteristic	Min.	Тур†	Max. (85°C)	Max. (125°C)	Units	Conditions		
Vplvd	PLVD Voltage	LVDL<2:0> = 001	1.900	2.0	2.100	2.125	V			
		LVDL<2:0> = 010	2.000	2.1	2.200	2.225	V			
		LVDL<2:0> = 011	2.100	2.2	2.300	2.325	V			
		LVDL<2:0> = 100	2.200	2.3	2.400	2.425	V			
		LVDL<2:0> = 101	3.825	4.0	4.175	4.200	V			
		LVDL<2:0> = 110	4.025	4.2	4.375	4.400	V			
		LVDL<2:0> = 111	4.425	4.5	4.675	4.700	V			
*TPLVDS	PLVD Set	tling time	—	50 25			μs	VDD = 5.0V VDD = 3.0V		

TABLE 19-13: PIC16F913/914/916/917/946 PLVD CHARACTERISTICS:


* These parameters are characterized but not tested

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 20-34: ADC CLOCK PERIOD vs. VDD OVER TEMPERATURE







THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com