



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f914-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

E 2-2: I		17/940 3	FECIAL			JULIC				
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
1										
INDF	Addressing	this locatior	n uses conte	nts of FSR t	o address da	ata memory	(not a physic	al register)	xxxx xxxx	41,226
OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	33,227
PCL	Program C	ounter's (PC) Least Sign	ificant Byte					0000 0000	40,226
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	32,226
FSR	Indirect Da	ta Memory A	ddress Poin	iter					xxxx xxxx	41,226
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	44,227
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	54,227
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	62,227
TRISD ⁽³⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111	71,227
TRISE	TRISE7 ⁽²⁾	TRISE6(2)	TRISE5(2)	TRISE4 ⁽²⁾	TRISE3 ⁽⁵⁾	TRISE2 ⁽³⁾	TRISE1 ⁽³⁾	TRISE0 ⁽³⁾	1111 1111	76,227
PCLATH		_	_	Write Buffe	r for the upp	er 5 bits of th	ne Program	Counter	0 0000	40,226
INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	34,226
PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	35,227
PIE2	OSFIE	C2IE	C1IE	LCDIE	_	LVDIE	_	CCP2IE ⁽³⁾	0000 -0-0	36,227
PCON		_	_	SBOREN	-	_	POR	BOR	1qq	39,227
OSCCON		IRCF2	IRCF1	IRCF0	OSTS ⁽⁴⁾	HTS	LTS	SCS	-110 q000	88,227
OSCTUNE		_	_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	92,227
ANSEL	ANS7 ⁽³⁾	ANS6 ⁽³⁾	ANS5 ⁽³⁾	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	43,227
PR2	Timer2 Per	iod Register							1111 1111	107,227
SSPADD	Synchrono	us Serial Po	rt (I ² C mode) Address R	egister				0000 0000	202,227
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	194,227
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	55,227
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	_	-	-	_	0000	54,227
CMCON1		_	_	-	-	_	T1GSS	C2SYNC	10	117,227
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	130,227
SPBRG	SPBRG7	SPBRG6	SPBRG5	SPBRG4	SPBRG3	SPBRG2	SPBRG1	SPBRG0	0000 0000	132,227
_	Unimpleme	ented							_	
_									_	_
CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	116,227
VRCON	VREN	_	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	118,227
ADRESL		Register Lo							xxxx xxxx	182,227
ADCON1	_	ADCS2	ADCS1	ADCS0					-000	181,227
	Name INDF OPTION_REG PCL STATUS FSR TRISA TRISC TRISC TRISC PCLATH NTCON PE12 PCON OSCCON OSCCON OSCCON SSPADD SSPSTAT WPUB IOCB CMCON1 TXSTA SPBRG	NameBit 7INDFAddressingOPTION_REGRBPUPCLProgram CSTATUSIRPFSRIndirect DaTRISATRISA7TRISBTRISB7TRISCTRISC7TRISCTRISC7TRISCGIEPCLATHGIEPIE1CSFIEPCONMOSCCONMOSCCONMSPADDSynchronoSSPSTATSMPWPUBWPUB7IOCBIOCB7CMCON1MTXSTACSRCSPBRGSPBRG7MOCON1MCMCON0C20UTCMCON1CSRCSPBRGSPBRG7CMCON1CSRCSPBRGSPBRG7CMCON1C20UTVRCONVRENANRELANSRSPBRGSPBRG7CMCON0C20UTVRCONVRENANRELAN	NameBit 7Bit 6INDFAddressing this locationOPTION_REGRBPUINTEDGPCLProgram Conter's (PC)STATUSIRPRP1FSRIndirect Data Memory ATRISATRISA7TRISA6TRISBTRISB7TRISB6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCTRISC7TRISC6TRISCGIEPEIEPCLATH——INTCONGIEPEIEPIE1EEIEADIEPIE2OSFIEC2IEPCON——ANSELANS7(3)ANS6(3)PR2Timer2 PertreSSPADDSynchronstereSSPATATSMPCKEWPUBWPUB7INCB6IOCBIOCB7IOCB6CMCON1——TXSTACSRCTX9SPBRGSPBRG7SPBRG6MCON0C20UTC10UTVRCONVREN—ADRESLA/D Resuttergister L0	NameBit 7Bit 6Bit 5INDFAddressing this location uses conteredOPTION_REGRBPUINTEDGTOCSPCLProgram Conter's (PC-Least SignSTATUSIRPRP1RP0FSRIndirect Data Memory -toress PointTRISATRISA7TRISA6TRISA5TRISBTRISB7TRISB6TRISB5TRISCTRISC7TRISC6TRISC3TRISETRISD7TRISC6TRISC3TRISETRISE7(2)TRISE6(2)TRISE3TRISETRISE7(2)TRISE6(2)TRISE3PCLATH———INTCONGIEPEIETOIEPIE1EEIEADIERCIEPIE2OSFIEC2IEC1IEPCON———OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCCON—IRCF2IRCF1OSCON—IRCF2IRCF1OSCON—IRCF2IRCF1OSCO	NameBit 7Bit 6Bit 5Bit 4INDFAddressing this locative secont set of FSR to OPTION_REGRBPUINTEDGTOCSTOSEPCLProgram Counter's (PULeast Significant Byte)STATUSIRPRP1RP0TOFSRIndirect Data Memory Autorss PointTRISATRISATRISATRISATRISA7TRISA6TRISA5TRISA4TRISBTRISD7TRISC6TRISC5TRISC4TRISCTRISC7TRISC6TRISC5TRISC4TRISCTRISC7TRISC6TRISC5TRISC4PCLATHWrite BuffeINTCONGIEPEIETOIEINTEPIE1EEIEADIERCIETXIEPICONSBORENSBORENOSCCONIRCF2IRCF1IRCF0OSCTUNETUN4ANSELANS7(3)ANS6(3)ANS6(3)ANS6SPADDSynchron-vert RegisterVPUBWPUB7WPUB6WPUB7VPUBWPUB7IOCB6IOCB5IOCB4IOCB4IOCBIOCB7IOCB6SPBRG5SPBRG4SPBRGSPBRG7SPBRG6SPBRG5SPBRG4ANDRENTXSTACSQUTC10UTC2INVC1INVVRCON0C2QUTC10UTC2INVC1INVVRCON0VRENVRRANDRESLA/D Resut-kejster Lucation </td <td>NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses conterts of FSR to address dataOPTION_REGRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOPDFSRIndirect Data Memory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISBTRISB7TRISB6TRISD5TRISB4TRISB3TRISCTRISC7TRISC6TRISD5TRISC4TRISD3TRISETRISE7(2)TRISE6(2)TRISE5(2)TRISE4(2)TRISD3TRISETRISE7(2)TRISE6(2)TRISE5(2)TRISE4(2)TRISD3TRISETRISE7(2)TRISE6(2)TRISE5(2)TRISE4(2)TRISD3TRISETRISE7(2)TRISE6(2)TRISE5(2)TRISE4(2)TRISD3TRISETRISE7(2)TRISE6(2)TRISE5(2)TRISE4(2)TRISE3(5)PCLATHWrite Buffer or the uppINTCONGIEPEIETOIEINTERBIEPIE1EEIEADIERCIETXIESSPIEPIE2OSFIEC2IEC1IELCDIE-OSCCON-IRCF2IRCF1IRCF0OSTS(4)OSCTUNETUN4ANSELANS7(3)ANS6(3)ANS5(3)ANS4ANS3PR2Timer2 PertureICMCON1CAED/Ā<</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2INDFAddressing this location uses contents of FSR to address data memory OPTION_REGRBPUINTEDGTOCSTOSEPSAPS2PCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOPDZFSRIndirect DataMemory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISA2TRISBTRISB7TRISB6TRISD5TRISD4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2PCLATH-<</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1INDFAddressing this location uses contents of FSR to address data memory (not a physic OPTION_REGRBPUINTEDGTOCSTOSEPSAPS2PS1PCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOTODZDCFSRIndirect Data Memory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISA2TRISA1TRISBTRISB7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3TRISC2(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3TRISC2(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC3TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC3TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC4(2)TRISC3(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC5TRISC4(2)TRISC3(3)TRISC2(3)TRISC1(3)TRISCTRISC7TRISC6(2)TRISC4TRISC4(2)TRISC3(3)TRISC4(3)TRISC4(3)<td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INDF Addressing this location uses contents of FSR to address data memory (not a physical register) OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS00 PCL Program Counter's (PC) Least Significant Byte TSSE PSA PS2 DC C STATUS IRP RP1 RP0 TO PD Z DC C FSR Indirect Data Memory Address Pointer TRISA TRISA7 TRISA6 TRISA5 TRISA3 TRISA2 TRISA1 TRISA0 TRISC TRISC6 TRISC55 TRISC4 TRISC3 TRISC2 TRISD1 TRISB0 TRISD¹⁰³ TRISC7 TRISE64 TRISE512 TRISE41 TRISE30 TRISE11 TRISB03 TRISD¹³ TRISE74 TRISE51 TRISE41 TRISE30 TRISE11 TRISE03 TRISD17 TRISE64 TRISE420 TRISE31 TRISE30</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR INDF Addressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxx OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111<1111</td> PCL Program Counter's (PC) Least Significant Byte 0000 00001 1xxxx xxxx xxxx STATUS IRP RP1 RP0 TO PD Z DC C 0001 1xxxx FSR Indirect Data Memory Address Pointer xxxx xxxx TRISA5 TRISA5 TRISA3 TRISA2 TRISA1 TRISA0 1111 1111 TRISC TRISC6 TRISC5 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRIS</td>	NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses conterts of FSR to address dataOPTION_REGRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOPDFSRIndirect Data Memory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISBTRISB7TRISB6TRISD5TRISB4TRISB3TRISCTRISC7TRISC6TRISD5TRISC4TRISD3TRISETRISE7(2)TRISE6(2)TRISE5(2)TRISE4(2)TRISD3TRISETRISE7(2)TRISE6(2)TRISE5(2)TRISE4(2)TRISD3TRISETRISE7(2)TRISE6(2)TRISE5(2)TRISE4(2)TRISD3TRISETRISE7(2)TRISE6(2)TRISE5(2)TRISE4(2)TRISD3TRISETRISE7(2)TRISE6(2)TRISE5(2)TRISE4(2)TRISE3(5)PCLATHWrite Buffer or the uppINTCONGIEPEIETOIEINTERBIEPIE1EEIEADIERCIETXIESSPIEPIE2OSFIEC2IEC1IELCDIE-OSCCON-IRCF2IRCF1IRCF0OSTS(4)OSCTUNETUN4ANSELANS7(3)ANS6(3)ANS5(3)ANS4ANS3PR2Timer2 PertureICMCON1CAED/Ā<	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2INDFAddressing this location uses contents of FSR to address data memory OPTION_REGRBPUINTEDGTOCSTOSEPSAPS2PCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOPDZFSRIndirect DataMemory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISA2TRISBTRISB7TRISB6TRISD5TRISD4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2PCLATH-<	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1INDFAddressing this location uses contents of FSR to address data memory (not a physic OPTION_REGRBPUINTEDGTOCSTOSEPSAPS2PS1PCLProgram Counter's (PC) Least Significant ByteSTATUSIRPRP1RP0TOTODZDCFSRIndirect Data Memory Address PointerTRISATRISA7TRISA6TRISA5TRISA4TRISA3TRISA2TRISA1TRISBTRISB7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3TRISC2(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3TRISC2(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISE4(2)TRISC3(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC3TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC3TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC4TRISC4(2)TRISC3(3)TRISC2(3)TRISC1TRISCTRISC7TRISC6(2)TRISC5TRISC4(2)TRISC3(3)TRISC2(3)TRISC1(3)TRISCTRISC7TRISC6(2)TRISC4TRISC4(2)TRISC3(3)TRISC4(3)TRISC4(3) <td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INDF Addressing this location uses contents of FSR to address data memory (not a physical register) OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS00 PCL Program Counter's (PC) Least Significant Byte TSSE PSA PS2 DC C STATUS IRP RP1 RP0 TO PD Z DC C FSR Indirect Data Memory Address Pointer TRISA TRISA7 TRISA6 TRISA5 TRISA3 TRISA2 TRISA1 TRISA0 TRISC TRISC6 TRISC55 TRISC4 TRISC3 TRISC2 TRISD1 TRISB0 TRISD¹⁰³ TRISC7 TRISE64 TRISE512 TRISE41 TRISE30 TRISE11 TRISB03 TRISD¹³ TRISE74 TRISE51 TRISE41 TRISE30 TRISE11 TRISE03 TRISD17 TRISE64 TRISE420 TRISE31 TRISE30</td> <td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR INDF Addressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxx OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111<1111</td> PCL Program Counter's (PC) Least Significant Byte 0000 00001 1xxxx xxxx xxxx STATUS IRP RP1 RP0 TO PD Z DC C 0001 1xxxx FSR Indirect Data Memory Address Pointer xxxx xxxx TRISA5 TRISA5 TRISA3 TRISA2 TRISA1 TRISA0 1111 1111 TRISC TRISC6 TRISC5 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRISC3 TRISC4 TRIS	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INDF Addressing this location uses contents of FSR to address data memory (not a physical register) OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS00 PCL Program Counter's (PC) Least Significant Byte TSSE PSA PS2 DC C STATUS IRP RP1 RP0 TO PD Z DC C FSR Indirect Data Memory Address Pointer TRISA TRISA7 TRISA6 TRISA5 TRISA3 TRISA2 TRISA1 TRISA0 TRISC TRISC6 TRISC55 TRISC4 TRISC3 TRISC2 TRISD1 TRISB0 TRISD ¹⁰³ TRISC7 TRISE64 TRISE512 TRISE41 TRISE30 TRISE11 TRISB03 TRISD ¹³ TRISE74 TRISE51 TRISE41 TRISE30 TRISE11 TRISE03 TRISD17 TRISE64 TRISE420 TRISE31 TRISE30	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR INDF Addressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxx OPTION_REG RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111<1111

Legend: - = Unimplemented locations read as $\underline{0', u}$ = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: PIC16F946 only, forced '0' on PIC16F91X.

3: PIC16F914/917 and PIC16F946 only, forced '0' on PIC16F913/916.

4: The value of the OSTS bit is dependent on the value of the Configuration Word (CONFIG) of the device. See Section 4.2 "Oscillator Control".

5: Bit is read-only; TRISE3 = 1 always.

2.2.2.6 PIR1 Register

The PIR1 register contains the interrupt flag bits, as shown in Register 2-6.

Note:	Interrupt flag bits are set when an interrupt								
	condition occurs, regardless of the state of								
	its corresponding enable bit or the global								
	enable bit, GIE of the INTCON register.								
	User software should ensure the								
	appropriate interrupt flag bits are clear prior								
	to enabling an interrupt.								

REGISTER 2-6: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


bit 7	EEIF: EE Write Operation Interrupt Flag bit
	1 = The write operation completed (must be cleared in software)
	0 = The write operation has not completed or has not started
bit 6	ADIF: A/D Converter Interrupt Flag bit
	 1 = A/D conversion complete (must be cleared in software) 0 = A/D conversion has not completed or has not been started
bit 5	RCIF: USART Receive Interrupt Flag bit
	1 = The USART receive buffer is full (cleared by reading RCREG)0 = The USART receive buffer is not full
bit 4	TXIF: USART Transmit Interrupt Flag bit
	 1 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is full
bit 3	SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit
	1 = The Transmission/Reception is complete (must be cleared in software)0 = Waiting to Transmit/Receive
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	Capture mode:
	 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred
	Compare mode:
	 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred
	<u>PWM mode</u> Unused in this mode
bit 1	TMR2IF: Timer2 to PR2 Interrupt Flag bit
	 1 = A Timer2 to PR2 match occurred (must be cleared in software) 0 = No Timer2 to PR2 match occurred
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	1 = The TMR1 register overflowed (must be cleared in software)
	0 = The TMR1 register did not overflow

3.5.1.8 RC7/RX/DT/SDI/SDA/SEG8

Figure 3-21 shows the diagram for this pin. The RC7 pin is configurable to function as one of the following:

- a general purpose I/O
- an asynchronous serial input
- a synchronous serial data I/O
- a SPI data input
- an I²C data I/O
- an analog output for the LCD





4.2 Oscillator Control

The Oscillator Control (OSCCON) register (Figure 4-1) controls the system clock and frequency selection options. The OSCCON register contains the following bits:

- Frequency selection bits (IRCF)
- Frequency Status bits (HTS, LTS)
- System clock control bits (OSTS, SCS)

REGISTER 4-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R/W-1	R/W-1	R/W-0	R-1	R-0	R-0	R/W-0
—	IRCF2	IRCF1	IRCF0	OSTS ⁽¹⁾	HTS	LTS	SCS
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-4	IRCF<2:0>: Internal Oscillator Frequency Select bits
	111 = 8 MHz
	110 = 4 MHz (default)
	101 = 2 MHz
	100 = 1 MHz
	011 = 500 kHz
	010 = 250 kHz
	001 = 125 kHz
	000 = 31 kHz (LFINTOSC)
bit 3	OSTS: Oscillator Start-up Time-out Status bit ⁽¹⁾
	 1 = Device is running from the clock defined by FOSC<2:0> of the Configuration Word 0 = Device is running from the internal oscillator (HFINTOSC or LFINTOSC)
bit 2	HTS: HFINTOSC Status bit (High Frequency – 8 MHz to 125 kHz)
	1 = HFINTOSC is stable
	0 = HFINTOSC is not stable
bit 1	LTS: LFINTOSC Stable bit (Low Frequency – 31 kHz)
	1 = LFINTOSC is stable
	0 = LFINTOSC is not stable
bit 0	SCS: System Clock Select bit
	1 = Internal oscillator is used for system clock
	 Clock source defined by FOSC<2:0> of the Configuration Word
Note 1	Dit reports to 'o' with Two Speed Start up and LD VT or US selected as the Oscillator mode or Eail Sc

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

4.4.4 EXTERNAL RC MODES

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes: RC and RCIO.

In RC mode, the RC circuit connects to OSC1. OSC2/CLKOUT outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 4-5 shows the external RC mode connections.

Vdd PIC[®] MCU REXT OSC1/CLKIN Internal Clock CEXT Vss -Fosc/4 or OSC2/CLKOUT⁽¹⁾ I/O⁽²⁾ Recommended values: 10 k $\Omega \le REXT \le 100 k\Omega$, <3V $3 \text{ k}\Omega \leq \text{REXT} \leq 100 \text{ k}\Omega, 3-5\text{V}$ CEXT > 20 pF, 2-5V Note 1: Alternate pin functions are listed in Section 1.0 "Device Overview". 2: Output depends upon RC or RCIO clock mode.

FIGURE 4-5: EXTERNAL RC MODES

In RCIO mode, the RC circuit is connected to OSC1. OSC2 becomes an additional general purpose I/O pin.

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- · threshold voltage variation
- component tolerances
- packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

4.5 Internal Clock Modes

The Oscillator module has two independent, internal oscillators that can be configured or selected as the system clock source.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 8 MHz. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 4-2).
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<2:0> of the OSCCON register.

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit of the OSCCON register. See **Section 4.6 "Clock Switching"** for more information.

4.5.1 INTOSC AND INTOSCIO MODES

The INTOSC and INTOSCIO modes configure the internal oscillators as the system clock source when the device is programmed using the oscillator selection or the FOSC<2:0> bits in the Configuration Word register (CONFIG). See **Section 16.0 "Special Features of the CPU"** for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In **INTOSCIO** mode, OSC1/CLKIN and OSC2/CLKOUT are available for general purpose I/O.

4.5.2 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 8 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 4-2).


The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 4-1). One of seven frequencies can be selected via software using the IRCF<2:0> bits of the OSCCON register. See **Section 4.5.4 "Frequency Select Bits (IRCF)"** for more information.

The HFINTOSC is enabled by selecting any frequency between 8 MHz and 125 kHz by setting the IRCF<2:0> bits of the OSCCON register \neq 000. Then, set the System Clock Source (SCS) bit of the OSCCON register to '1' or enable Two-Speed Start-up by setting the IESO bit in the Configuration Word register (CONFIG) to '1'.

The HF Internal Oscillator (HTS) bit of the OSCCON register indicates whether the HFINTOSC is stable or not.

4.7.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCCON register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word register (CONFIG), or the internal oscillator.



6.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- · Timer1 interrupt enable bit of the PIE1 register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note:	The TMR1H:TMR1L register pair and the									
	TMR1IF bit should be cleared before									
	enabling interrupts.									

6.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:


- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set

The device will wake-up on an overflow and execute the next instruction. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine (0004h).

6.9 Clock Source for LCD Module

The Timer1 oscillator can be used to provide a clock for the LCD module. This clock may be configured to remain running during Sleep.

For more information, see Section 10.0 "Liquid Crystal Display (LCD) Driver Module".




REGISTER /	-1. 1200			LOISTER				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	
bit 7	·					·	bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown	
bit 7	Unimplemen	ted: Read as '	0'					
bit 6-3	-)>: Timer2 Out		Select bits				
	0000 = 1:1 P							
	0001 = 1:2 P							
	0010 = 1:3 P	ostscaler						
	0011 = 1:4 P	ostscaler						
	0100 = 1:5 Postscaler							
	0101 = 1:6 P							
	0110 = 1:7 P							
	0111 = 1:8 P							
	1000 = 1:9 P 1001 = 1:10							
	1010 = 1.101							
	1011 = 1:12							
	1100 = 1:13							
	1101 = 1:14	Postscaler						
	1110 = 1:15	Postscaler						
	1111 = 1:16	Postscaler						
bit 2	TMR2ON: Tir	mer2 On bit						
	1 = Timer2 is							
	0 = Timer2 is	s off						
bit 1-0	T2CKPS<1:0	>: Timer2 Cloc	k Prescale Se	lect bits				
	00 = Prescale	er is 1						
	01 = Prescale							
	1x = Prescale	er is 16						
TABLE 7-1:		V OF REGIS	TERS ASSO	CIATED WITH				

REGISTER 7-1: T2CON: TIMER 2 CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	x000 0000x	0000 000x
PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PR2	Timer2 Module Period Register 1111 1111 1111 1111								1111 1111	
TMR2	Holding Register for the 8-bit TMR2 Register 0000 0000 0000 0000 0000								0000 0000	
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for Timer2 module.

FIGURE 9-2: AUSART RECEIVE BLOCK DIAGRAM



The operation of the AUSART module is controlled through two registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)

These registers are detailed in Register 9-1 and Register 9-2 respectively.

9.3.2.3 AUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 9.3.1.4 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE interrupt enable bit of the PIE1 register is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 9.3.2.4 Synchronous Slave Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 3. If 9-bit reception is desired, set the RX9 bit.
- 4. Verify address detection is disabled by clearing the ADDEN bit of the RCSTA register.
- 5. Set the CREN bit to enable reception.
- The RCIF bit of the PIR1 register will be set when reception is complete. An interrupt will be generated if the RCIE bit of the PIE1 register was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the 8 Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	x000 000x	0000 000x
LCDCON	LCDEN	SLPEN	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0	0001 0011	0001 0011
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	0000 0000	0000 0000
PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
RCREG	AUSART I	Receive Da	ta Register						0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	X000 000X	0000 000X
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010

TABLE 9-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SEn	SEn	SEn	SEn	SEn	SEn	SEn	SEn
bit 7	I		I		I	I	bit 0
51(1)							
Legend:							
	.,					(0)	

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SEn: Segment Enable bits

1 = Segment function of the pin is enabled

0 = I/O function of the pin is enabled

REGISTER 10-4: LCDDATAX: LCD DATA REGISTERS


| R/W-x |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| SEGx-COMy |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SEGx-COMy: Pixel On bits

1 = Pixel on (dark)

0 = Pixel off (clear)



© 2007 Microchip Technology Inc.

12.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Results formatting

12.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. See the corresponding Port section for more information.

Note:	Analog voltages on any pin that is defined					
	as a digital input may cause the input					
	buffer to conduct excess current.					

12.1.2 CHANNEL SELECTION

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 12.2 "ADC Operation"** for more information.

12.1.3 ADC VOLTAGE REFERENCE

The VCFG bits of the ADCON0 register provide independent control of the positive and negative voltage references. The positive voltage reference can be either VDD or an external voltage source. Likewise, the negative voltage reference can be either Vss or an external voltage source.

12.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11 TAD periods as shown in Figure 12-3.

For correct conversion, the appropriate TAD specification must be met. See A/D conversion requirements in **Section 19.0 "Electrical Specifications"** for more information. Table 12-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

14.8 Sleep Operation

In Master mode, all module clocks are halted and the transmission/reception will remain in that state until the device wakes from Sleep. After the device returns to Normal mode, the module will continue to transmit/receive data.

In Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the SSP interrupt flag bit will be set and if enabled, will wake the device from Sleep.

14.9 Effects of a Reset

A Reset disables the SSP module and terminates the current transfer.

14.10 Bus Mode Compatibility

Table 14-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 14-1: SPI BUS MODES

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0,0	0	1			
0,1	0	0			
1,0	1	1			
1,1	1	0			

There is also a SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	x000 000x	0000 000x
LCDCON	LCDEN	SLPEN	WERR	VLCDEN	CS1	CS0	LMUX1	LMUX0	0001 0011	0001 0011
LCDSE0	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	0000 0000	0000 0000
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	0000 0000	0000 0000
PIE1	EEIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 0000x	0000 000x
SSPBUF	Synchrono	ous Serial F	Port Receive	e Buffer/Tra	nsmit Regi	ster			xxxx xxxx	uuuu uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

 TABLE 14-2:
 SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.


14.11 SSP I²C Operation

The SSP module in l^2 C mode, fully implements all slave functions, except general call support, and provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the Standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC6/TX/CK/SCK/SCL/SEG9 pin, which is the clock (SCL), and the RC7/RX/DT/SDI/SDA/SEG8 pin, which is the data (SDA).

The SSP module functions are enabled by setting SSP enable bit SSPEN (SSPCON<5>).

FIGURE 14-7: SSP BLOCK DIAGRAM (I²C™ MODE)



The SSP module has five registers for the I^2C operation, which are listed below.

- SSP Control register (SSPCON)
- SSP STATUS register (SSPSTAT)
- · Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift register (SSPSR) Not directly accessible
- SSP Address register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Slave mode (10-bit address), with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Start and Stop bit interrupts enabled to support Firmware Master mode; Slave is idle

Selection of any I^2C mode with the SSPEN bit set forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I^2C module.

14.12 Slave Mode

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<7,6> are set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this ACK pulse. They include (either or both):

- a) The Buffer Full bit BF of the SSPSTAT register was set before the transfer was received.
- b) The overflow bit SSPOV of the SSPCON register was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF of the PIR1 register is set. Table 14-3 shows the results of when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. For high and low times of the I^2C specification, as well as the requirements of the SSP module, see **Section 19.0 "Electrical Specifications"**.

15.1 Capture Mode

In Capture mode, CCPRxH:CCPRxL captures the 16-bit value of the TMR1 register when an event occurs on pin CCPx. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- · Every 16th rising edge


When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value (see Figure 15-1).

15.1.1 CCPx PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Note:	If the CCPx pin is configured as an output,
	a write to the port can cause a capture condition.

FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



15.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

15.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIEx register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIRx register following any change in operating mode.

15.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler (see Example 15-1).

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCP1CON	;Set Bank bits to point
		;to CCP1CON
CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		; the new prescaler
		; move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		; value

16.6 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP for verification purposes.

Note:	The entire data EEPROM and Flash
	program memory will be erased when the
	code protection is turned off. See the
	"PIC16F91X/946 Memory Programming
	Specification" (DS41244) for more
	information.

16.7 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify mode. Only the Least Significant 7 bits of the ID locations are used.

16.8 In-Circuit Serial Programming

The PIC16F91X/946 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for:

- power
- ground
- programming voltage


This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the RB7/ICSPDAT/ICDDAT/SEG13 and RB6/ICSPCLK/ICDCK/SEG14 pins low, while raising the MCLR (VPP) pin from VIL to VIHH. See *"PIC16F91X/946 Memory Programming Specification"* (DS41244) for more information. RB7 becomes the programming data and the RB6 becomes the programming clock. Both RB7 and RB6 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Program/Verify mode, the Program Counter (PC) is at location 0000h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the "*PIC16F91X/946 Memory Programming Specification*" (DS41244).

A typical In-Circuit Serial Programming connection is shown in Figure 16-11.

FIGURE 16-11: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



BTFSS	Bit Test f, Skip if Set				
Syntax:	[<i>label</i>]BTFSS f,b				
Operands:	$0 \le f \le 127$ $0 \le b < 7$				
Operation:	skip if (f) = 1				
Status Affected:	None				
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.				

CLRWDT	Clear Watchdog Timer				
Syntax:	[label] CLRWDT				
Operands:	None				
Operation:	$00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO} = \overline{DD}$				
Status Affected:	TO, PD				
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.				

CALL	Call Subroutine				
Syntax:	[<i>label</i>] CALL k				
Operands:	$0 \le k \le 2047$				
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC<10:0>, \\ (PCLATH<4:3>) \rightarrow PC<12:11> \end{array}$				
Status Affected:	None				
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.				

COMF	Complement f				
Syntax:	[<i>label</i>] COMF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	$(\overline{f}) \rightarrow (destination)$				
Status Affected:	Z				
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.				

CLRF	Clear f				
Syntax:	[<i>label</i>] CLRF f				
Operands:	$0 \leq f \leq 127$				
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$				
Status Affected:	Z				
Description:	The contents of register 'f' are cleared and the Z bit is set.				

Syntax:	[<i>label</i>] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ensuremath{\left[0,1\right]} \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

Decrement f

DECF

CLRW	Clear W				
Syntax:	[label] CLRW				
Operands:	None				
Operation:	$\begin{array}{l} \text{O0h} \rightarrow (\text{W}) \\ \text{1} \rightarrow \text{Z} \end{array}$				
Status Affected:	Z				
Description:	W register is cleared. Zero bit (Z) is set.				

TABLE 19-8: PIC16F913/914/916/917/946 A/D CONVERTER (ADC) CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
AD01	NR	Resolution	—	—	10 bits	bit			
AD02	EIL	Integral Error	_	_	±1	LSb	VREF = 5.12V		
AD03	Edl	Differential Error	-	—	±1	LSb	No missing codes to 10 bits VREF = 5.12V		
AD04	EOFF	Offset Error	_	_	±1	LSb	VREF = 5.12V		
AD07	Egn	Gain Error	_	_	±1	LSb	VREF = 5.12V		
AD06 AD06A	VREF	Reference Voltage ⁽¹⁾	2.2 2.7	_	Vdd Vdd	V	Absolute minimum to ensure 1 LSb accuracy		
AD07	VAIN	Full-Scale Range	Vss		VREF	V			
AD08	Zain	Recommended Impedance of Analog Voltage Source	—	_	10	kΩ			
AD09*	IREF	VREF Input Current ⁽¹⁾	10	—	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN.		
			—		50	μA	During A/D conversion cycle.		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADC VREF is from external VREF or VDD pin, whichever is selected as reference input.

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating VoltageVDD Range 2.0V-5.5V						
Sym.	Sym. Characteristic		Min.	Тур†	Max. (85°C)	Max. (125°C)	Units	Conditions
Vplvd	PLVD	LVDL<2:0> = 001	1.900	2.0	2.100	2.125	V	
	Voltage	LVDL<2:0> = 010	2.000	2.1	2.200	2.225	V	
		LVDL<2:0> = 011	2.100	2.2	2.300	2.325	V	
		LVDL<2:0> = 100	2.200	2.3	2.400	2.425	V	
		LVDL<2:0> = 101	3.825	4.0	4.175	4.200	V	
		LVDL<2:0> = 110	4.025	4.2	4.375	4.400	V	
		LVDL<2:0> = 111	4.425	4.5	4.675	4.700	V	
*TPLVDS	DS PLVD Settling time		—	50 25		_	μs	VDD = 5.0V VDD = 3.0V

TABLE 19-13: PIC16F913/914/916/917/946 PLVD CHARACTERISTICS:

* These parameters are characterized but not tested

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.