



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LCD, POR, PWM, WDT |
| Number of I/O | 24 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 352 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | A/D 5x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 28-DIP (0.300", 7.62mm) |
| Supplier Device Package | 28-SPDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f916-i-sp |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

| I/O | Pin | A/D | LCD | Comparators | Timers | ССР | AUSART | SSP | Interrupt | Pull-Up | Basic |
|-----|-----|-----------|-------|-------------|--------|------|--------|---------|-----------|------------------|----------------|
| RA0 | 27 | AN0 | SEG12 | C1- | — | — | _ | _ | _ | — | _ |
| RA1 | 28 | AN1 | SEG7 | C2- | — | — | — | _ | — | — | _ |
| RA2 | 29 | AN2/VREF- | COM2 | C2+ | _ | _ | _ | _ | _ | _ | _ |
| RA3 | 30 | AN3/VREF+ | SEG15 | C1+ | _ | _ | — | _ | — | — | _ |
| RA4 | 31 | _ | SEG4 | C1OUT | TOCKI | _ | _ | _ | _ | _ | _ |
| RA5 | 32 | AN4 | _ | C2OUT | _ | _ | — | SS | — | — | _ |
| RA6 | 40 | SEG5 | _ | _ | T10S0 | _ | _ | _ | — | _ | OSC2/CLKOUT |
| RA7 | 39 | — | _ | — | T10SI | — | — | _ | — | — | OSC1/CLKIN |
| RB0 | 15 | _ | SEG0 | — | _ | — | — | _ | INT | Y | _ |
| RB1 | 16 | _ | SEG1 | _ | _ | _ | _ | _ | _ | Y | — |
| RB2 | 17 | — | SEG2 | _ | _ | _ | _ | _ | _ | Y | _ |
| RB3 | 18 | — | SEG3 | — | — | — | — | _ | — | Y | _ |
| RB4 | 21 | _ | COM0 | _ | _ | _ | _ | _ | IOC | Y | _ |
| RB5 | 22 | _ | COM1 | _ | _ | _ | _ | _ | IOC | Y | — |
| RB6 | 23 | — | SEG14 | — | _ | — | — | _ | IOC | Y | ICSPCLK/ICDCK |
| RB7 | 24 | — | SEG13 | _ | _ | _ | _ | _ | IOC | Y | ICSPDAT/ICDDAT |
| RC0 | 49 | — | VLCD1 | — | — | — | — | _ | — | — | _ |
| RC1 | 50 | — | VLCD2 | — | — | — | — | _ | _ | _ | _ |
| RC2 | 51 | — | VLCD3 | — | _ | _ | — | _ | — | _ | _ |
| RC3 | 52 | _ | SEG6 | _ | _ | _ | _ | _ | _ | | _ |
| RC4 | 59 | _ | SEG11 | _ | T1G | _ | _ | SDO | _ | _ | _ |
| RC5 | 60 | — | SEG10 | — | T1CKI | CCP1 | _ | _ | _ | _ | — |
| RC6 | 61 | _ | SEG9 | _ | _ | _ | TX/CK | SCK/SCL | _ | _ | _ |
| RC7 | 62 | — | SEG8 | — | _ | _ | RX/DT | SDI/SDA | — | — | _ |
| RD0 | 53 | — | COM3 | — | — | _ | — | — | — | — | - |
| RD1 | 54 | — | _ | — | _ | _ | — | — | — | — | _ |
| RD2 | 55 | — | — | _ | _ | CCP2 | — | — | — | — | _ |
| RD3 | 58 | — | SEG16 | — | _ | _ | — | — | — | — | _ |
| RD4 | 63 | — | SEG17 | _ | _ | _ | — | — | — | — | _ |
| RD5 | 64 | — | SEG18 | — | _ | _ | — | — | — | — | _ |
| RD6 | 1 | — | SEG19 | — | — | _ | — | — | — | — | _ |
| RD7 | 2 | — | SEG20 | — | _ | _ | — | — | — | — | _ |
| RE0 | 33 | AN5 | SEG21 | — | — | _ | — | — | — | — | _ |
| RE1 | 34 | AN6 | SEG22 | — | _ | _ | — | — | — | — | _ |
| RE2 | 35 | AN7 | SEG23 | _ | _ | _ | — | — | — | — | _ |
| RE3 | 36 | — | — | — | — | — | — | — | — | Y ⁽¹⁾ | MCLR/VPP |
| RE4 | 37 | _ | SEG24 | _ | _ | _ | _ | _ | _ | _ | — |
| RE5 | 42 | — | SEG25 | — | _ | _ | — | — | — | — | _ |
| RE6 | 43 | _ | SEG26 | _ | | _ | _ | _ | _ | _ | _ |
| RE7 | 44 | | SEG27 | | | | | | | | _ |
| RF0 | 11 | | SEG32 | | | | | | | | _ |
| RF1 | 12 | | SEG33 | _ | | | | | | | _ |
| RF2 | 13 | _ | SEG34 | _ | | _ | _ | _ | _ | _ | _ |

Note 1: Pull-up enabled only with external MCLR configuration.

NOTES:



© 2007 Microchip Technology Inc.

3.0 I/O PORTS

The PIC16F913/914/916/917/946 family of devices includes several 8-bit PORT registers along with their corresponding TRIS registers and one four bit port:

- PORTA and TRISA
- PORTB and TRISB
- PORTC and TRISC
- PORTD and TRISD⁽¹⁾
- PORTE and TRISE
- PORTF and TRISF⁽²⁾
- PORTG and TRISG⁽²⁾

Note 1: PIC16F914/917 and PIC16F946 only.

2: PIC16F946 only

PORTA, PORTB, PORTC and RE3/MCLR/VPP are implemented on all devices. PORTD and RE<2:0> (PORTE) are implemented only on the PIC16F914/917 and PIC16F946. RE<7:4> (PORTE), PORTF and PORTG are implemented only on the PIC16F946.

3.1 ANSEL Register

The ANSEL register (Register 3-1) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSEL bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSEL bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

REGISTER 3-1: ANSEL: ANALOG SELECT REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|---------------------|---------------------|---------------------|-------|-------|-------|-------|-------|
| ANS7 ⁽²⁾ | ANS6 ⁽²⁾ | ANS5 ⁽²⁾ | ANS4 | ANS3 | ANS2 | ANS1 | ANS0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | 1 as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-0 ANS<7:0>: Analog Select bits

Analog select between analog or digital function on pins AN<7:0>, respectively.

1 = Analog input. Pin is assigned as analog input⁽¹⁾.

- 0 = Digital I/O. Pin is assigned to port or special function.
- **Note 1:** Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.
 - 2: PIC16F914/PIC16F917/PIC16F946 only.

3.2.1.4 RA3/AN3/C1+/VREF+/COM3/SEG15

Figure 3-4 shows the diagram for this pin. The RA3 pin is configurable to function as one of the following:

- · a general purpose input
- an analog input for the ADC
- an analog input from Comparator C1
- a voltage reference input for the ADC
- · analog outputs for the LCD

FIGURE 3-4: BLOCK DIAGRAM OF RA3



For the PIC16F914/917 and PIC16F946, the LCDMODE EN = LCDEN and SE15.

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-----------------|-------|------------------|-------|------------------|------------------|-----------------|-------|
| WPUB7 | WPUB6 | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |

WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled

bit 7-0

0 = Pull-up disabled

Note 1: Global RBPU must be enabled for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISx<7:0> = 0).

3.5.1.8 RC7/RX/DT/SDI/SDA/SEG8

Figure 3-21 shows the diagram for this pin. The RC7 pin is configurable to function as one of the following:

- a general purpose I/O
- an asynchronous serial input
- a synchronous serial data I/O
- a SPI data input
- an I²C data I/O
- an analog output for the LCD





| TABLE 3-3 | S: SU | MMARY | OF REG | ISTERS | ASSOCIA | ATED WI | TH POR | TC | | |
|-----------|--------|--------|---------|---------|---------|---------|--------|--------|----------------------|------------------------------|
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
| CCP1CON | — | — | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 0000 | 00 0000 |
| LCDCON | LCDEN | SLPEN | WERR | VLCDEN | CS1 | CS0 | LMUX1 | LMUX0 | 0001 0011 | 0001 0011 |
| LCDSE0 | SE7 | SE6 | SE5 | SE4 | SE3 | SE2 | SE1 | SE0 | 0000 0000 | uuuu uuuu |
| LCDSE1 | SE15 | SE14 | SE13 | SE12 | SE11 | SE10 | SE9 | SE8 | 0000 0000 | uuuu uuuu |
| PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx xxxx | uuuu uuuu |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000x | 0000 000x |
| SSPCON | WCOL | SSPOV | SSPEN | СКР | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 0000 0000 |
| T1CON | T1GINV | TMR1GE | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 0000 0000 | uuuu uuuu |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 1111 1111 | 1111 1111 |

x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC. Legend:

3.9 PORTG and TRISG Registers

PORTG is an 8-bit port with Schmitt Trigger input buffers. RG<5:0> are individually configured as inputs or outputs, depending on the state of the port direction. The port bits are also multiplexed with LCD segment functions. PORTG is available on the PIC16F946 only.

EXAMPLE 3-7: INITIALIZING PORTG

| BANKSEL | PORTG | ; |
|---------|-------|------------------------|
| CLRF | PORTG | ;Init PORTG |
| BANKSEL | TRISG | ; |
| MOVLW | 3Fh | ;Set RG<5:0> as inputs |
| MOVWF | TRISG | ; |
| | | |

REGISTER 3-16: PORTG: PORTG REGISTER⁽¹⁾

| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|-------|-----|-------|-------|-------|-------|-------|-------|
| — | — | RG5 | RG4 | RG3 | RG2 | RG1 | RG0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| on perienced. Read as 0 |
|-------------------------|
|-------------------------|

bit 5-0 **RG<5:0>**: PORTG I/O Pin bits 1 = Port pin is >VIH min. 0 = Port pin is <VIL max.

Note 1: PIC16F946 only.

REGISTER 3-17: TRISG: PORTG TRI-STATE REGISTER⁽¹⁾

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|-----|--------|--------|--------|--------|--------|--------|
| — | — | TRISG5 | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **TRISF<5:0>:** PORTG Tri-State Control bits 1 = PORTG pin configured as an input (tri-stated)

0 = PORTG pin configured as an output

Note 1: PIC16F946 only.

8.8 Comparator C2 Gating Timer1

This feature can be used to time the duration or interval of analog events. Clearing the T1GSS bit of the CMCON1 register will enable Timer1 to increment based on the output of Comparator C2. This requires that Timer1 is on and gating is enabled. See **Section 6.0 "Timer1 Module with Gate Control"** for details.

It is recommended to synchronize Comparator C2 with Timer1 by setting the C2SYNC bit when the comparator is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if the comparator changes during an increment.

8.9 Synchronizing Comparator C2 Output to Timer1

The output of Comparator C2 can be synchronized with Timer1 by setting the C2SYNC bit of the CMCON1 register. When enabled, the comparator output is latched on the falling edge of the Timer1 clock source. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. Reference the comparator block diagrams (Figure 8-2 and Figure 8-3) and the Timer1 Block Diagram (Figure 6-1) for more information.

| REGISTER 8-2: | CMCON1: COMPARATOR CONFIGURATION REGISTER |
|---------------|---|
|---------------|---|

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 |
|--|-----|----------|-----|-----|-----|-------|--------|
| — | — | — | — | — | — | T1GSS | C2SYNC |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | l as '0' | | | | | |

| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
|-------------------|------------------|----------------------|--------------------|

| bit 7-2 | Unimplemented: Read as '0' | |
|---------|---|--|
| bit 1 | T1GSS : Timer1 Gate Source Select bit ⁽¹⁾ | |
| | 1 = Timer1 gate source is T1G pin (pin should be configured as digital input) 0 = Timer1 gate source is Comparator C2 output | |
| bit 0 | C2SYNC: Comparator C2 Output Synchronization bit ⁽²⁾ | |
| | 1 = Output is synchronized with falling edge of Timer1 clock 0 = Output is asynchronous | |
| Note 1: | Refer to Section 6.6 "Timer1 Gate". | |

2: Refer to Figure 8-3.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|--------|--------|------------|--------------|--------|--------|--------|--------|--------|----------------------|---------------------------------|
| INTCON | GIE | PEIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000x |
| LCDCON | LCDEN | SLPEN | WERR | VLCDEN | CS1 | CS0 | LMUX1 | LMUX0 | 0001 0011 | 0001 0011 |
| LCDSE1 | SE15 | SE14 | SE13 | SE12 | SE11 | SE10 | SE9 | SE8 | 0000 0000 | 0000 0000 |
| PIE1 | EEIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| PIR1 | EEIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| RCREG | AUSART | Receive Da | ita Register | • | | | | | 0000 0000 | 0000 0000 |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000x | x000 0000 |
| SPBRG | BRG7 | BRG6 | BRG5 | BRG4 | BRG3 | BRG2 | BRG1 | BRG0 | 0000 0000 | 0000 0000 |
| SSPCON | WCOL | SSPOV | SSPEN | СКР | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 0000 0000 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 1111 1111 | 1111 1111 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | — | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |

TABLE 9-2: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Asynchronous Reception.

NOTES:

16.3 Interrupts

The PIC16F91X/946 has multiple sources of interrupt:

- External Interrupt RB0/INT/SEG0
- TMR0 Overflow Interrupt
- PORTB Change Interrupts
- 2 Comparator Interrupts
- A/D Interrupt
- Timer1 Overflow Interrupt
- EEPROM Data Write Interrupt
- Fail-Safe Clock Monitor Interrupt
- LCD Interrupt
- PLVD Interrupt
- · USART Receive and Transmit interrupts
- CCP1 and CCP2 Interrupts
- Timer2 Interrupt

The Interrupt Control (INTCON), Peripheral Interrupt Request 1 (PIR1) and Peripheral Interrupt Request 2 (PIR2) registers record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A Global Interrupt Enable bit, GIE of the INTCON register, enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in the INTCON, PIE1 and PIE2 registers. GIE is cleared on Reset.

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT Pin Interrupt
- PORTB Change Interrupt
- TMR0 Overflow Interrupt

The peripheral interrupt flags are contained in the special registers, PIR1 and PIR2. The corresponding interrupt enable bit are contained in the special registers, PIE1 and PIE2.

The following interrupt flags are contained in the PIR1 register:

- EEPROM Data Write Interrupt
- A/D Interrupt
- USART Receive and Transmit Interrupts
- Timer1 Overflow Interrupt
- CCP1 Interrupt
- SSP Interrupt
- Timer2 Interrupt

The following interrupt flags are contained in the PIR2 register:

- Fail-Safe Clock Monitor Interrupt
- Comparator 1 and 2 Interrupts
- LCD Interrupt
- PLVD Interrupt
- CCP2 Interrupt

When an interrupt is serviced:

- · The GIE is cleared to disable any further interrupt.
- · The return address is pushed onto the stack.
- The PC is loaded with 0004h.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 16-8). The latency is the same for one or two-cycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on how a module generates an interrupt, refer to the respective peripheral section.

Note: The ANSEL and CMCON0 registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'. Also, if a LCD output function is active on an external interrupt pin, that interrupt function will be disabled.

16.4 Watchdog Timer (WDT)

For PIC16F91X/946, the WDT has been modified from previous PIC16F devices. The new WDT is code and functionally compatible with previous PIC16F WDT modules and adds a 16-bit prescaler to the WDT. This allows the user to have a scaled value for the WDT and TMR0 at the same time. In addition, the WDT time-out value can be extended to 268 seconds. WDT is cleared under certain conditions described in Table 16-7.

16.4.1 WDT OSCILLATOR

The WDT derives its time base from the 31 kHz LFINTOSC. The LTS bit does not reflect that the LFINTOSC is enabled.

The value of WDTCON is `---0 1000' on all Resets. This gives a nominal time base of 16 ms, which is compatible with the time base generated with previous PIC16F microcontroller versions.

When the Oscillator Start-up Timer (OST) Note: is invoked, the WDT is held in Reset, because the WDT Ripple Counter is used by the OST to perform the oscillator delay count. When the OST count has expired, the WDT will begin counting (if enabled).



FIGURE 16-9: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 16-7: WDT STATUS

| Conditions | WDT | | |
|--|------------------------------|--|--|
| WDTE = 0 | | | |
| CLRWDT Command | Cleared | | |
| Oscillator Fail Detected | Cleared | | |
| Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK | | | |
| Exit Sleep + System Clock = XT, HS, LP | Cleared until the end of OST | | |

A new prescaler has been added to the path between the INTOSC and the multiplexers used to select the path for the WDT. This prescaler is 16 bits and can be programmed to divide the INTOSC by 32 to 65536, giving the WDT a nominal range of 1 ms to 268s.

WDT CONTROL 16.4.2

The WDTE bit is located in the Configuration Word register. When set, the WDT runs continuously.

When the WDTE bit in the Configuration Word register is set, the SWDTEN bit of the WDTCON register has no effect. If WDTE is clear, then the SWDTEN bit can be used to enable and disable the WDT. Setting the bit will enable it and clearing the bit will disable it.

The PSA and PS<2:0> bits of the OPTION register have the same function as in previous versions of the PIC16F family of microcontrollers. See Section 5.0 "Timer0 Module" for more information.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 16-10: WAKE-UP FROM SLEEP THROUGH INTERRUPT

| | Q1 Q2 Q3 Q4 C | 01 Q2 Q3 Q4 | Q1 | , , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4 |
|---------------------------|--|--|---|--|--|--|--------------------------------------|-------------|
| OSC1 ⁽¹ | | | | | | | | |
| CLKOU | ⊤[4) | | | Tost ⁽²⁾ | | <u> </u> | | i |
| INT pir | | 1 | | | 1 1 | 1 | 1 | |
| INTF flag (INTCON reg | .) | | | | Interrupt Laten | _{CY} (3) | ; | |
| GIE bit (INTCON reg | · · · · · · · · · · · · · · · · · · · | | Processor in | | | | | |
| Instruction Flow | N | | | | | | | 1 |
| PC | X PC X | PC + 1 | PC X | + 2 | X PC + 2 | (PC+2) | 0004h | X 0005h |
| Instruction Fetched | Inst(PC) = Sleep | Inst(PC + 1) | | 1 1 1 | Inst(PC + 2) | | Inst(0004h) | Inst(0005h) |
| Instruction Executed | Inst(PC - 1) | Sleep | | 1 1 7 | Inst(PC + 1) | Dummy Cycle | Dummy Cycle | Inst(0004h) |
| Note 1: 2: 3: 4: | XT, HS or LP Oscillat Tost = 1024 Tosc (di GIE = 1 assumed. In CLKOUT is not availa | tor mode assume rawing not to sca this case after v able in XT, HS, L | ed. ale). This dela vake-up, the p .P or EC Osci | ay does n processo llator mo | ot apply to EC and r jumps to 0004h. I des, but shown he | d RC Oscillator mo If GIE = 0, execution For timing refere | des. on will continue in ence. | ⊢line. |

FIGURE 19-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



TABLE 19-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

| Standa Operatir | rd Operating ng Temperatur | Conditions (ι re -40°C | inless otherwis $\leq TA \leq +125^{\circ}C$ | se stated) | | | | | |
|--------------------|---|----------------------------------|--|-----------------------------|---|--------|--------|-------|------------------------------------|
| Param No. | Symbol | | Characteristic | | Min. | Тур† | Max. | Units | Conditions |
| 40* | T⊤0H | T0CKI High I | Pulse Width | No Prescaler | 0.5 Tcy + 20 | — | | ns | |
| | | | | With Prescaler | 10 | _ | | ns | |
| 41* | TT0L | T0CKI Low F | Pulse Width | No Prescaler | 0.5 TCY + 20 | _ | | ns | |
| | | | | With Prescaler | 10 | _ | | ns | |
| 42* | Тт0Р | T0CKI Period | d | | Greater of: 20 or <u>Tcy + 40</u> N | | | ns | N = prescale value (2, 4,, 256) |
| 45* | T⊤1H | T1CKI High Time | Synchronous, I | No Prescaler | 0.5 TCY + 20 | _ | | ns | |
| | | | Synchronous, with Prescaler | | 15 | | | ns | |
| | | | Asynchronous | | 30 | — | _ | ns | |
| 46* | T⊤1L | T1CKI Low Time | Synchronous, No Prescaler | | 0.5 TCY + 20 | — | | ns | |
| | | | Synchronous, with Prescaler | | 15 | | | ns | |
| | | | Asynchronous | | 30 | — | - | ns | |
| 47* | TT1P | T1CKI Input Period | Synchronous | | Greater of: 30 or <u>Tcy + 40</u> N | | — | ns | N = prescale value (1, 2, 4, 8) |
| | | | Asynchronous | | 60 | — | _ | ns | |
| 48 | F⊤1 | Timer1 Oscil (oscillator en | lator Input Frequebled by setting | uency Range bit T1OSCEN) | — | 32.768 | | kHz | |
| 49* | TCKEZTMR1 | Delay from E Increment | xternal Clock E | dge to Timer | 2 Tosc | — | 7 Tosc | _ | Timers in Sync mode |
| | * These parameters are characterized but not tested | | | | | | | | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 19-8: PIC16F913/914/916/917/946 A/D CONVERTER (ADC) CHARACTERISTICS

| Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ | | | | | | | | | | |
|--|------|--|------------|------|------------|-------|---|--|--|--|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions | | | |
| AD01 | NR | Resolution | _ | _ | 10 bits | bit | | | | |
| AD02 | EIL | Integral Error | — | _ | ±1 | LSb | VREF = 5.12V | | | |
| AD03 | Edl | Differential Error | | | ±1 | LSb | No missing codes to 10 bits VREF = 5.12V | | | |
| AD04 | EOFF | Offset Error | | _ | ±1 | LSb | VREF = 5.12V | | | |
| AD07 | Egn | Gain Error | | _ | ±1 | LSb | VREF = 5.12V | | | |
| AD06 AD06A | Vref | Reference Voltage ⁽¹⁾ | 2.2 2.7 | — | Vdd Vdd | V | Absolute minimum to ensure 1 LSb accuracy | | | |
| AD07 | VAIN | Full-Scale Range | Vss | _ | VREF | V | | | | |
| AD08 | Zain | Recommended Impedance of Analog Voltage Source | | _ | 10 | kΩ | | | | |
| AD09* | IREF | VREF Input Current ⁽¹⁾ | 10 | — | 1000 | μA | During VAIN acquisition. Based on differential of VHOLD to VAIN. | | | |
| | | | — | | 50 | μA | During A/D conversion cycle. | | | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADC VREF is from external VREF or VDD pin, whichever is selected as reference input.











