

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	16MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	27
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 11x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at90pwm316-16mu



Product	Package	12 bit PWM with deadtime	ADC Input	ADC Diff	Analog Comparator	Application
AT90PWM216	SO24	2 x 2	8	1	2	One fluorescent ballast
AT90PWM316	SO32, QFN32	3 x 2	11	2	3	HID ballast, fluorescent ballast, Motor control

# 1. Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

# 2. Pin Configurations

Figure 2-1. SOIC 24-pin Package






Figure 2-2. SOIC 32-pin Package

# AT90PWM316 SOIC 32







Figure 2-3. QFN32 (7\*7 mm) Package.



Note: The Center GND PADDLE has to be connected to GND.



onator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using the Atmel high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel AT90PWM216/316 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The AT90PWM216/316 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Note: AT90PWM216 device is available in SOIC 24-pin Package and does not have the D2A (DAC Output) brought out to I/0 pins.

# 3.2 Pin Descriptions

#### 3.2.1 VCC

Digital supply voltage.

#### 3.2.2 GND

Ground.

## 3.2.3 Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the AT90PWM216/316 as listed on page 63.

## 3.2.4 Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C is not available on 24 pins package.

Port C also serves the functions of special features of the AT90PWM316 as listed on page 65.

## 3.2.5 Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the AT90PWM216/316 as listed on page 68.



# 3.2.6 Port E (PE2..0) RESET/ XTAL1/ XTAL2

Port E is an 3-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

If the RSTDISBL Fuse is programmed, PE0 is used as an I/O pin. Note that the electrical characteristics of PE0 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PE0 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 8-1 on page 41. Shorter pulses are not guaranteed to generate a Reset.

Depending on the clock selection fuse settings, PE1 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PE2 can be used as output from the inverting Oscillator amplifier.

The various special features of Port E are elaborated in "Alternate Functions of Port E" on page 71 and "Clock Systems and their Distribution" on page 25.

## 3.2.7 AVCC

AVCC is the supply voltage pin for the A/D Converter. It should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter.

#### 3.2.8 AREF

This is the analog reference pin for the A/D Converter.

# 3.3 About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.



# 4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		Bit 7	Dit 0	Dit 0	Dit 4	Dit 0	Dit 2	Dit 1	Dit 0	_
(0xFF)	PICR2H		1							page 161
(0xFE)	PICR2L									page 161
(0xFD)	PFRC2B	PCAE2B	PISEL2B	PELEV2B	PFLTE2B	PRFM2B3	PRFM2B2	PRFM2B1	PRFM2B0	page 160
(0xFC)	PFRC2A	PCAE2A	PISEL2A	PELEV2A	PFLTE2A	PRFM2A3	PRFM2A2	PRFM2A1	PRFM2A0	page 159
(0xFB)	PCTL2	PPRE21	PPRE20	PBFM2	PAOC2B	PAOC2A	PARUN2	PCCYC2	PRUN2	page 159
(0xFA)	PCNF2	PFIFTY2	PALOCK2	PLOCK2	PMODE21	PMODE20	POP2	PCLKSEL2	POME2	page 156
(0xF9)	OCR2RBH									page 155
(0xF8)	OCR2RBL									page 155
(0xF7)	OCR2SBH									page 155
(0xF6)	OCR2SBL									page 155
(0xF5)	OCR2RAH		+							page 155
(0xF4) (0xF3)	OCR2RAL OCR2SAH									page 155
, ,										page 155
(0xF2)	OCR2SAL POM2	POMV2B3	POMV2B2	POMV2B1	POMV2B0	POMV2A3	POMV2A2	POMV2A1	DOM/2A0	page 155
(0xF1) (0xF0)	PSOC2	POS23	POS22	PSYNC21	PSYNC20	POEN2D	POEN2B	POEN2C	POMV2A0 POEN2A	page 162
` '	PICR1H	FU323	F0322	PSTNCZI	PSTNC20	FOLINZD	FUENZB	FOLINZO	POENZA	page 154
(0xEF) (0xEE)	PICR1L									page 161
(0xED)	PFRC1B	PCAE1B	PISEL1B	PELEV1B	PFLTE1B	PRFM1B3	PRFM1B2	PRFM1B1	PRFM1B0	page 161
` '		PCAE1B PCAE1A								page 160
(0xEC) (0xEB)	PFRC1A PCTL1	PCAE1A PPRE11	PISEL1A PPRE10	PELEV1A PBFM1	PFLTE1A PAOC1B	PRFM1A3 PAOC1A	PRFM1A2 PARUN1	PRFM1A1 PCCYC1	PRFM1A0 PRUN1	page 159
(0xEB)	PCTL1 PCNF1	PFIFTY1	PALOCK1	PLOCK1	PMODE11	PMODE10	PARUN1 POP1	PCLKSEL1	PRUNT	page 158 page 156
(0xEA)	OCR1RBH	11111111	1 ALOURI	LOCKI	IMODEII	I MODE IV	1 351	I OLIGELI	-	page 155
(0xE8)	OCR1RBL									page 155
(0xE7)	OCR1SBH									page 155
(0xE6)	OCR1SBL									page 155
(0xE5)	OCR1RAH									page 155
(0xE4)	OCR1RAL									page 155
(0xE3)	OCR1SAH									page 155
(0xE2)	OCR1SAL									page 155
(0xE1)	Reserved	_	_	_	_	_	_	=	_	pago 100
(0xE0)	PSOC1	_	_	PSYNC11	PSYNC10	_	POEN1B	_	POEN1A	page 153
(0xDF)	PICR0H									page 161
(0xDE)	PICR0L									page 161
(0xDD)	PFRC0B	PCAE0B	PISEL0B	PELEV0B	PFLTE0B	PRFM0B3	PRFM0B2	PRFM0B1	PRFM0B0	page 160
(0xDC)	PFRC0A	PCAE0A	PISEL0A	PELEV0A	PFLTE0A	PRFM0A3	PRFM0A2	PRFM0A1	PRFM0A0	page 159
(0xDB)	PCTL0	PPRE01	PPRE00	PBFM0	PAOC0B	PAOC0A	PARUN0	PCCYC0	PRUN0	page 157
(0xDA)	PCNF0	PFIFTY0	PALOCK0	PLOCK0	PMODE01	PMODE00	POP0	PCLKSEL0	-	page 155
(0xD9)	OCR0RBH									page 155
(0xD8)	OCR0RBL									page 155
(0xD7)	OCR0SBH									page 155
(0xD6)	OCR0SBL									page 155
(0xD5)	OCR0RAH									page 155
(0xD4)	OCR0RAL									page 155
(0xD3)	OCR0SAH									page 155
(0xD2)	OCR0SAL									page 155
(0xD1)	Reserved	_	_	_	_	_	_	_	_	
(0xD0)	PSOC0	-	-	PSYNC01	PSYNC00	_	POEN0B	-	POEN0A	page 153
(0xCF)	Reserved	_	-	_	_	_	-	-	-	
(0xCE)	EUDR	EUDR7	EUDR6	EUDR5	EUDR4	EUDR3	EUDR2	EUDR1	EUDR0	page 209
(0xCD)	MUBRRH	MUBRR15	MUBRR014	MUBRR13	MUBRR12	MUBRR011	MUBRR010	MUBRR9	MUBRR8	page 214
(0xCC)	MUBRRL	MUBRR7	MUBRR6	MUBRR5	MUBRR4	MUBRR3	MUBRR2	MUBRR1	MUBRR0	page 214
(0xCB)	Reserved		-	_	_	_	_	-	_	
(0xCA)	EUCSRC	-	-	-	-	FEM	F1617	STP1	STP0	page 213
(0xC9)	EUCSRB	-	-	_	EUSART	EUSBS	_	EMCH	BODR	page 212
(0xC8)	EUCSRA	UTxS3	UTxS2	UTxS1	UTxS0	URxS3	URxS2	URxS1	URxS0	page 211
(0xC7)	Reserved	-	-	-	-	-	-	-	-	
(0xC6)	UDR	UDR07	UDR06	UDR05	UDR04	UDR03	UDR02	UDR01	UDR00	page 209 & page 191
(0xC5)	UBRRH		_	_	_	UBRR011	UBRR010	UBRR09	UBRR08	page 195
(0xC4)	UBRRL	UBRR07	UBRR06	UBRR05	UBRR04	UBRR03	UBRR02	UBRR01	UBRR00	page 195
(0xC3)	Reserved			_	-	_	_	-	_	
(0xC2)	UCSRC	-	UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	page 194
(0xC1)	UCSRB	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	page 193
, ,	UCSRA	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	page 191
(0xC0)					•			•		·
(0xC0) (0xBF)	Reserved	-	_	_	-	_	_	_	_	



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBD)	Reserved	=		=				=		9-
(0xBD)	Reserved	_		_	_		_	_	_	
				_	-	-	_	_	_	
(0xBB)	Reserved Reserved	_	_	_	-	_	_	_	_ _	
(0xBA)	Reserved	_			_		_			
(0xB9)		_	_		_		_		_	
(0xB8)	Reserved	_	_	-	-	_	-	_	_	
(0xB7)	Reserved		_	_	_	_	_	_	_	
(0xB6)	Reserved	_	_	-	-	-	_	_	-	
(0xB5) (0xB4)	Reserved	_	_	_	_	-	_	_	<u> </u>	
(0xB4) (0xB3)	Reserved Reserved	_			_		_			
, ,			_		_	<del>-</del>	_		_	
(0xB2) (0xB1)	Reserved Reserved	_			_		_			
(0xB1)	Reserved	_			_					
` '	AC2CON	AC2EN	AC2IE	AC2IS1	AC2IS0		AC2M2	AC2M1	AC2M0	219
(0xAF)	AC1CON	AC2EN AC1EN	AC2IE AC1IE	AC2IS1	AC2IS0 AC1IS0	AC1ICE		AC2M1		page 218
(0xAE) (0xAD)	ACICON ACICON	AC1EN AC0EN	AC0IE	ACIIS1	AC1IS0 AC0IS0	ACTICE -	AC1M2 AC0M2	AC1W1	AC1M0 AC0M0	page 217
	DACH					+				page 216
(0xAC)	DACH	-/DAC9	- / DAC8	- / DAC7 DAC5 / -	- / DAC6	- / DAC5	- / DAC4	DAC9 / DAC3 DAC1 / -	DAC8 / DAC2 DAC0 /	page 247
(0xAB) (0xAA)	DACL	DAC7 / DAC1 DAATE	DAC6 /DAC0 DATS2	DAC5 / - DATS1	DAC4 / - DATS0	DAC3 / -	DAC2 / - DALA	DAC17-	DAC07 DAEN	page 247
, ,	Reserved	DAATE _	DA152	DA151	DATSU _		DALA _	DAUE -	DAEN _	page 246
(0xA9) (0xA8)	Reserved	_	_		_		_			
(0xA8) (0xA7)	Reserved	_					_			
` '					_	<del>-</del>				
(0xA6) (0xA5)	Reserved PIM2	-	-	PSEIE2	PEVE2B	PEVE2A	-		PEOPE2	page 162
(0xA4)	PIFR2	-	-	PSEI2	PEV2B	PEV2A	PRN21	PRN20	PEOP2	page 163
(0xA3)	PIM1	-	-	PSEIE1	PEVE1B	PEVE1A	-	-	PEOPE1	page 162
(0xA3) (0xA2)	PIFR1			PSEI1	PEV1B	PEV1A	PRN11	PRN10	PEOP1	page 162 page 163
(0xA2)	PIM0	-	-	PSEIE0	PEVE0B	PEVE0A	-	-	PEOPE0	page 163 page 162
(0xA1)	PIFR0	-	-	PSEI0	PEV0B	PEV0A	PRN01	PRN00	PEOP0	
(0xA0) (0x9F)	Reserved	_	_	-	1 EVOB	TEVOA	TRINGT	TRIGO	-	page 163
(0x9E)	Reserved	_	_		_		_		_	
(0x9D)	Reserved				_					
(0x9C)	Reserved	_	_		_		_		_	
(0x9B)	Reserved	_			_					
(0x9A)	Reserved	_	_	_	_	_	_	_	_	
(0x99)	Reserved	_	_	_	_	_	_	_	_	
(0x98)	Reserved	_	_	_	_	_	_	_	_	
(0x97)	Reserved	_	_	_	_	_	_	_	_	
(0x96)	Reserved	_	_	_	_	_	_	_	_	
(0x95)	Reserved	_	_	_	_	_	_	_	_	
(0x94)	Reserved	_	_	_	_	_	_	_	_	
(0x93)	Reserved	_	_	_	_	_	_	_	_	
(0x92)	Reserved	_	_	_	_	_	_	_	_	
(0x91)	Reserved	_	_	_	_	_	_	_	_	
(0x90)	Reserved	_	_	_	_	_	_	_	_	
(0x8F)	Reserved	-	_	_	-	_	-	-	_	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	-	_	-	-	_	-	_	-	
(0x8B)	OCR1BH	OCR1B15	OCR1B14	OCR1B13	OCR1B12	OCR1B11	OCR1B10	OCR1B9	OCR1B8	page 119
(0x8A)	OCR1BL	OCR1B7	OCR1B6	OCR1B5	OCR1B4	OCR1B3	OCR1B2	OCR1B1	OCR1B0	page 119
(0x89)	OCR1AH	OCR1A15	OCR1A14	OCR1A13	OCR1A12	OCR1A11	OCR1A10	OCR1A9	OCR1A8	page 119
(0x88)	OCR1AL	OCR1A7	OCR1A6	OCR1A5	OCR1A4	OCR1A3	OCR1A2	OCR1A1	OCR1A0	page 119
(0x87)	ICR1H	ICR115	ICR114	ICR113	ICR112	ICR111	ICR110	ICR19	ICR18	page 119
(0x86)	ICR1L	ICR17	ICR16	ICR15	ICR14	ICR13	ICR12	ICR11	ICR10	page 119
(0x85)	TCNT1H	TCNT115	TCNT114	TCNT113	TCNT112	TCNT111	TCNT110	TCNT19	TCNT18	page 119
(0x84)	TCNT1L	TCNT17	TCNT16	TCNT15	TCNT14	TCNT13	TCNT12	TCNT11	TCNT10	page 119
(0x83)	Reserved	-	-	-	-	-	-	=	-	
(0x82)	TCCR1C	FOC1A	FOC1B	-	_	-	-	_	-	page 118
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	page 117
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	page 114
(0x7F)	DIDR1	-	-	ACMP0D	AMP0PD	AMP0ND	ADC10D/ACMP1D	ADC9D/AMP1PD	ADC8D/AMP1ND	page 239
(0x7E)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D/ACMPMD	ADC2D/ACMP2D	ADC1D	ADC0D	page 239
(0x7D)	Reserved	_	_	-	-	-	-	_	_	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	page 235
(0x7B)	ADCSRB	ADHSM	-	-	-	ADTS3	ADTS2	ADTS1	ADTS0	page 237
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	page 236



	T		211.0		51.4					
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x79)	ADCH	- / ADC9	- / ADC8	- / ADC7	- / ADC6	- / ADC5	- / ADC4	ADC9 / ADC3	ADC8 / ADC2	page 238
(0x78)	ADCL	ADC7 / ADC1	ADC6 / ADC0	ADC5 / -	ADC4 / -	ADC3/-	ADC2 / -	ADC1 / -	ADC0 /	page 238
(0x77)	AMP1CSR	AMP1EN	-	AMP1G1	AMP1G0	-	AMP1TS2	AMP1TS1	AMP1TS0	page 244
(0x76)	AMP0CSR	AMP0EN	-	AMP0G1	AMP0G0	-	AMP0TS2	AMP0TS1	AMP0TS0	page 243
(0x75)	Reserved	-	-	-	-	-	_	_	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	Reserved	-	-	-	-	-	-	-	-	
(0x72)	Reserved	-	-	-	_	_	_	_	-	
(0x71)	Reserved	-	-	-	-	-	-	-	-	
(0x70)	Reserved	-	-	-	-	-	-	_	-	
(0x6F)	TIMSK1	-	-	ICIE1	-	-	OCIE1B	OCIE1A	TOIE1	page 120
(0x6E)	TIMSK0	-	-		-	-	OCIE0B	OCIE0A	TOIE0	page 93
(0x6D)	Reserved	-	_		-	_	-	_	_	
(0x6C)	Reserved	_	-		-		_	_	_	
(0x6B)	Reserved	-	-	-	-	-	-	-	-	
(0x6A)	Reserved	-	-	-	-	-	_	_	-	
(0x69)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	page 75
(0x68)	Reserved	-	-	-	-	-	-	-	-	
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL	-	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	page 29
(0x65)	Reserved	-	-	-	- -	- -	-	- -	-	
(0x64)	PRR	PRPSC2	PRPSC1	PRPSC0	PRTIM1	PRTIM0	PRSPI	PRUSART	PRADC	page 37
(0x63)	Reserved	_	-		=	-	_	-	-	
(0x62)	Reserved	-	-		-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	- WDIE	- WDD2	- WDCF	CLKPS3	CLKPS2	CLKPS1	CLKPS0	page 33
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	page 48
0x3F (0x5F)	SREG	0045	T	H	S	V	N	Z	C	page 11
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	page 14
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 14
0x3C (0x5C)	Reserved	-	-		_	=	_	_	_	
0x3B (0x5B)	Reserved	-	-		_	_	_	_	_	
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	_	_		_	_	_	_	_	
0x38 (0x58) 0x37 (0x57)	Reserved SPMCSR	SPMIE	RWWSB	<u> </u>	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	page 256
0x36 (0x56)	Reserved	- SFIVIL	- KWW3B		KWWSKL	- BLBSL I	FGWKI	- FGERG	- OF MILIN	page 230
0x35 (0x55)	MCUCR	SPIPS	_		PUD			IVSEL	IVCE	page 54 & page 62
0x34 (0x54)	MCUSR	-	_		-	WDRF	BORF	EXTRF	PORF	page 44
0x33 (0x53)	SMCR	_	_	_	_	SM2	SM1	SM0	SE	page 35
0x32 (0x52)	MSMCR				Monitor Stop Mo			CIVIO	ÜL.	reserved
0x31 (0x51)	MONDR					ata Register				reserved
0x30 (0x50)	ACSR	=	AC2IF	AC1IF	AC0IF		AC2O	AC1O	AC0O	page 219
0x2F (0x4F)	Reserved	_	_		-	_	-	_	_	P=9+=-+
0x2E (0x4E)	SPDR	SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0	page 171
0x2D (0x4D)	SPSR	SPIF	WCOL	-	-	-	_	_	SPI2X	page 171
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	page 169
0x2B (0x4B)	Reserved	-	_	-	-	-	-	_	_	
0x2A (0x4A)	Reserved	-	-	-	-	-	_	-	-	
0x29 (0x49)	PLLCSR	-	-	-	-	-	PLLF	PLLE	PLOCK	page 31
0x28 (0x48)	OCR0B	OCR0B7	OCR0B6	OCR0B5	OCR0B4	OCR0B3	OCR0B2	OCR0B1	OCR0B0	page 93
0x27 (0x47)	OCR0A	OCR0A7	OCR0A6	OCR0A5	OCR0A4	OCR0A3	OCR0A2	OCR0A1	OCR0A0	page 93
UX∠1 (UX41)									TONITOO	page 93
0x27 (0x47) 0x26 (0x46)	TCNT0	TCNT07	TCNT06	TCNT05	TCNT04	TCNT03	TCNT02	TCNT01	TCNT00	page oo
` '			TCNT06 FOC0B	TCNT05	TCNT04	TCNT03 WGM02	TCNT02 CS02	CS01	CS00	page 91
0x26 (0x46)	TCNT0	TCNT07								
0x26 (0x46) 0x25 (0x45)	TCNT0 TCCR0B	TCNT07 FOC0A	FOC0B	_	-	WGM02	CS02	CS01	CS00	page 91
0x26 (0x46) 0x25 (0x45) 0x24 (0x44)	TCNT0 TCCR0B TCCR0A	TCNT07 FOC0A COM0A1	FOC0B COM0A0	_	-	WGM02 -	CS02 -	CS01 WGM01	CS00 WGM00	page 91 page 89
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43)	TCNT0 TCCR0B TCCR0A GTCCR	TCNT07 FOC0A COM0A1 TSM	FOC0B COM0A0 ICPSEL1	– COM0B1 –	- COM0B0 -	WGM02 - -	CS02  EEAR10 EEAR2	CS01 WGM01	CS00 WGM00 PSRSYNC	page 91 page 89 page 78
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR	TCNT07 FOC0A COM0A1 TSM - EEAR7 EEDR7	FOC0B COM0A0 ICPSEL1 - EEAR6 EEDR6	COM0B1  EEAR5 EEDR5	COM0B0  - EEAR4 EEDR4	WGM02  - EEAR11 EEAR3 EEDR3	CS02  EEAR10 EEAR2 EEDR2	CS01 WGM01 - EEAR9 EEAR1 EEDR1	CS00 WGM00 PSRSYNC EEAR8 EEAR0 EEDR0	page 91 page 89 page 78 page 19 page 19 page 19
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	TCNTO TCCROB TCCROA GTCCR EEARH EEARL EEDR EECR	TCNT07 FOC0A COM0A1 TSM - EEAR7 EEDR7	FOC0B COM0A0 ICPSEL1 - EEAR6 EEDR6 -	COM0B1  - EEAR5 EEDR5	- COM0B0 EEAR4 EEDR4 -	WGM02  - EEAR11 EEAR3 EEDR3 EERIE	CS02  EEAR10 EEAR2 EEDR2 EEMWE	CS01 WGM01  EEAR9 EEAR1 EEDR1 EEWE	CS00 WGM00 PSRSYNC EEAR8 EEAR0 EEDR0 EERE	page 91 page 89 page 78 page 19 page 19 page 19 page 20
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E)	TCNTO TCCROB TCCROA GTCCR EEARH EEARL EEDR EECR GPIORO	TCNT07 FOC0A COM0A1 TSM - EEAR7 EEDR7 - GPIOR07	FOCOB COMOAO ICPSEL1 - EEAR6 EEDR6 - GPIOR06	COM0B1  EEAR5 EEDR5	COM0B0  - EEAR4 EEDR4	WGM02  - EEAR11 EEAR3 EEDR3 EERIE GPIOR03	CS02  - EEAR10 EEAR2 EEDR2 EEMWE GPIOR02	CS01 WGM01 - EEAR9 EEAR1 EEDR1 EEWE GPIOR01	CS00 WGM00 PSRSYNC EEAR8 EEAR0 EEDR0 EERE GPIOR00	page 91 page 89 page 78 page 19 page 19 page 19 page 20 page 24
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D)	TCNTO TCCROB TCCROA GTCCR EEARH EEARL EEDR EECR GPIORO EIMSK	TCNT07 FOC0A COM0A1 TSM - EEAR7 EEDR7 - GPIOR07	FOCOB COMOAO ICPSEL1 - EEAR6 EEDR6 - GPIOR06	COM0B1  EEAR5 EEDR5 - GPIOR05	- COM0B0 EEAR4 EEDR4 -	WGM02  - EEAR11 EEAR3 EEDR3 EERIE GPIOR03 INT3	CS02  - EEAR10 EEAR2 EEDR2 EEMWE GPIOR02 INT2	CS01 WGM01 - EEAR9 EEAR1 EEDR1 EEWE GPIOR01 INT1	CS00 WGM00 PSRSYNC EEAR8 EEAR0 EEDR0 EERE GPIOR00 INT0	page 91 page 89 page 78 page 19 page 19 page 19 page 20 page 24 page 76
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3C)	TCNTO TCCROB TCCROA GTCCR EEARH EEARL EEDR EECR GPIORO EIMSK EIFR	TCNT07 FOC0A COM0A1 TSM - EEAR7 EEDR7 - GPIOR07	FOCOB COMOAO ICPSEL1 - EEAR6 EEDR6 - GPIOR06	COM0B1  EEAR5 EEDR5 - GPIOR05	COM0B0  EEAR4 EEDR4 - GPIOR04	WGM02  - EEAR11 EEAR3 EEDR3 EERIE GPIOR03 INT3 INTF3	CS02  - EEAR10 EEAR2 EEDR2 EEMWE GPIOR02 INT2 INTF2	CS01 WGM01 - EEAR9 EEAR1 EEDR1 EEWE GPIOR01 INT1 INTF1	CS00 WGM00 PSRSYNC EEAR8 EEAR0 EEDR0 EERE GPIOR00 INT0 INTF0	page 91 page 89 page 78 page 19 page 19 page 19 page 20 page 24 page 76 page 76
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3B)	TCNTO TCCROB TCCROA GTCCR EEARH EEARL EEDR EECR GPIORO EIMSK EIFR GPIOR3	TCNT07 FOC0A COM0A1 TSM - EEAR7 EEDR7 - GPIOR07 - GPIOR37	FOCOB COMOAO ICPSEL1 - EEAR6 EEDR6 - GPIOR06 - GPIOR36	COM0B1  EEAR5 EEDR5 - GPIOR05 - GPIOR35	- COM0B0 EEAR4 EEDR4 GPIOR04 GPIOR34	WGM02  - EEAR11 EEAR3 EEDR3 EERIE GPIOR03 INT3 INTF3 GPIOR33	CS02  - EEAR10 EEAR2 EEDR2 EEMWE GPIOR02 INT2 INTF2 GPIOR32	CS01 WGM01 - EEAR9 EEAR1 EEDR1 EEWE GPIOR01 INT1 INTF1 GPIOR31	CS00 WGM00 PSRSYNC EEAR8 EEAR0 EEDR0 EERE GPIOR00 INT0 INTF0 GPIOR30	page 91 page 89 page 78 page 19 page 19 page 19 page 20 page 24 page 76 page 24
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3B) 0x1A (0x3A)	TCNTO TCCROB TCCROA GTCCR EEARH EEARL EEDR EECR GPIORO EIMSK EIFR GPIOR3 GPIOR2	TCNT07 FOC0A COM0A1 TSM - EEAR7 EEDR7 - GPIOR07 - GPIOR37 GPIOR27	FOCOB COMOAO ICPSEL1 - EEAR6 EEDR6 - GPIOR06 - GPIOR36 GPIOR26	COM0B1  EEAR5 EEDR5 - GPIOR05 - GPIOR35 GPIOR25	COM0B0  - EEAR4 EEDR4 - GPIOR04 - GPIOR34 GPIOR24	WGM02  - EEAR11 EEAR3 EEDR3 EERIE GPIOR03 INT3 INTF3 GPIOR33 GPIOR23	CS02  - EEAR10 EEAR2 EEDR2 EEMWE GPIOR02 INT2 INTF2 GPIOR32 GPIOR22	CS01 WGM01 - EEAR9 EEAR1 EEDR1 EEWE GPIOR01 INT1 INTF1 GPIOR31 GPIOR21	CS00 WGM00 PSRSYNC EEAR8 EEAR0 EEDR0 EERE GPIOR00 INT0 INTF0 GPIOR30 GPIOR20	page 91 page 89 page 78 page 19 page 19 page 19 page 20 page 24 page 76 page 24 page 24 page 24 page 24 page 24
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3B) 0x1A (0x3A) 0x19 (0x39)	TCNTO TCCROB TCCROA GTCCR EEARH EEARL EEDR EECR GPIORO EIMSK EIFR GPIOR3 GPIOR2 GPIOR1	TCNT07 FOC0A COM0A1 TSM - EEAR7 EEDR7 - GPIOR07 - GPIOR37 GPIOR27 GPIOR17	FOCOB COMOAO ICPSEL1 - EEAR6 EEDR6 - GPIOR06 - GPIOR36 GPIOR26 GPIOR16	COM0B1  EEAR5 EEDR5 - GPIOR05 - GPIOR35	- COM0B0 EEAR4 EEDR4 GPIOR04 GPIOR34	WGM02  - EEAR11 EEAR3 EEDR3 EERIE GPIOR03 INT3 INTF3 GPIOR33 GPIOR23 GPIOR13	CS02  - EEAR10 EEAR2 EEDR2 EEMWE GPIOR02 INT2 INTF2 GPIOR32	CS01 WGM01  - EEAR9 EEAR1 EEDR1 EEWE GPIOR01 INT1 INTF1 GPIOR31 GPIOR21 GPIOR11	CS00 WGM00 PSRSYNC EEAR8 EEAR0 EEDR0 EERE GPIOR00 INT0 INTF0 GPIOR30 GPIOR20 GPIOR10	page 91 page 89 page 78 page 19 page 19 page 19 page 20 page 24 page 76 page 24
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3C) 0x1B (0x3B) 0x1A (0x3A) 0x19 (0x39) 0x18 (0x38)	TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR EECR GPIOR0 EIMSK EIFR GPIOR3 GPIOR2 GPIOR1 Reserved	TCNT07 FOC0A COM0A1 TSM - EEAR7 EEDR7 - GPIOR07 - GPIOR37 GPIOR27	FOCOB COMOAO ICPSEL1 - EEAR6 EEDR6 - GPIOR06 - GPIOR36 GPIOR26	COM0B1  EEAR5 EEDR5 - GPIOR05 - GPIOR35 GPIOR25	COM0B0  - EEAR4 EEDR4 - GPIOR04 - GPIOR34 GPIOR24	WGM02  - EEAR11 EEAR3 EEDR3 EERIE GPIOR03 INT3 INTF3 GPIOR33 GPIOR23	CS02  - EEAR10 EEAR2 EEDR2 EEMWE GPIOR02 INT2 INTF2 GPIOR32 GPIOR22	CS01 WGM01 - EEAR9 EEAR1 EEDR1 EEWE GPIOR01 INT1 INTF1 GPIOR31 GPIOR21	CS00 WGM00 PSRSYNC EEAR8 EEAR0 EEDR0 EERE GPIOR00 INT0 INTF0 GPIOR30 GPIOR20	page 91 page 89 page 78 page 19 page 19 page 19 page 20 page 24 page 76 page 24 page 24 page 24 page 24 page 24
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3B) 0x1A (0x3A) 0x19 (0x39)	TCNTO TCCROB TCCROA GTCCR EEARH EEARL EEDR EECR GPIORO EIMSK EIFR GPIOR3 GPIOR2 GPIOR1	TCNT07 FOC0A COM0A1 TSM - EEAR7 EEDR7 - GPIOR07 - GPIOR37 GPIOR27 GPIOR17	FOCOB COMOAO ICPSEL1 - EEAR6 EEDR6 - GPIOR06 - GPIOR36 GPIOR26 GPIOR16	COM0B1  EEAR5 EEDR5 - GPIOR05 - GPIOR35 GPIOR25	COM0B0  - EEAR4 EEDR4 - GPIOR04 - GPIOR34 GPIOR24	WGM02  - EEAR11 EEAR3 EEDR3 EERIE GPIOR03 INT3 INTF3 GPIOR33 GPIOR23 GPIOR13	CS02  - EEAR10 EEAR2 EEDR2 EEMWE GPIOR02 INT2 INTF2 GPIOR32 GPIOR22	CS01 WGM01  - EEAR9 EEAR1 EEDR1 EEWE GPIOR01 INT1 INTF1 GPIOR31 GPIOR21 GPIOR11	CS00 WGM00 PSRSYNC EEAR8 EEAR0 EEDR0 EERE GPIOR00 INT0 INTF0 GPIOR30 GPIOR20 GPIOR10	page 91 page 89 page 78 page 19 page 19 page 19 page 20 page 24 page 76 page 24 page 24 page 24 page 24 page 24 page 24



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x15 (0x35)	TIFR0	_	-	-	-	-	OCF0B	OCF0A	TOV0	page 94
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	_	_	_	_	_	_	_	_	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	_	-	-	-	-	-	_	-	
0x0F (0x2F)	Reserved	_	-	-	-	-	-	_	-	
0x0E (0x2E)	PORTE	-	-	-	-	-	PORTE2	PORTE1	PORTE0	page 74
0x0D (0x2D)	DDRE	_	-	-	-	-	DDE2	DDE1	DDE0	page 74
0x0C (0x2C)	PINE	-	-	-	-	-	PINE2	PINE1	PINE0	page 74
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	page 73
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	page 73
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	page 74
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	page 73
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	page 73
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	page 73
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	page 73
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	page 73
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	page 73
0x02 (0x22)	Reserved	-	-	-	-	=	-	-	=	
0x01 (0x21)	Reserved	-	-	-	-	-	-	-	_	
0x00 (0x20)	Reserved	-	-	-	-	-	-	-	-	

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such status flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The AT90PWM216/316 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



# 5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
	ARITHME	TIC AND LOGIC INSTRUCTIONS	-	_	
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	Rd ← Rd + Rr + C	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND ANDI	Rd, Rr Rd, K	Logical AND Registers  Logical AND Register and Constant	$Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$	Z,N,V Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS MULSU	Rd, Rr Rd, Rr	Multiply Signed  Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$ $R1:R0 \leftarrow Rd \times Rr$	Z,C Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow Rd \times RI$ $R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
	В	RANCH INSTRUCTIONS		•	
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Call	PC ← k	None	4
RET RETI		Subroutine Return Interrupt Return	PC ← STACK PC ← STACK	None	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS BRCC	k k	Branch if Carry Set	if (C = 1) then PC $\leftarrow$ PC + k + 1 if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2 1/2
BRSH	k k	Branch if Carry Cleared  Branch if Same or Higher	if (C = 0) then PC $\leftarrow$ PC + k + 1 if (C = 0) then PC $\leftarrow$ PC + k + 1	None None	1/2
BRLO	k	Branch if Lower	if (C = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N $\oplus$ V= 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if ( I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if ( I = 0) then PC ← PC + k + 1	None	1/2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
IIIIIOIIIOIIIO	•	ID BIT-TEST INSTRUCTIONS	opoliulon.	riago	"GIGGIG
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N -	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	!	1
CLI		Global Interrupt Disable	1←0	l l	1
SES CLS		Set Signed Test Flag Clear Signed Test Flag	S ← 1 S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 1 V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T .	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
	DATA	TRANSFER INSTRUCTIONS		•	•
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD LD	Rd, Z+ Rd, -Z	Load Indirect and Post-Inc.  Load Indirect and Pre-Dec.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None None	2 2
LDD	Rd, -2 Rd, Z+q	Load Indirect and Pre-Dec.  Load Indirect with Displacement	$Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$ , $(Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM	=	Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
NOD	MCU	CONTROL INSTRUCTIONS	T	Nan-	4
NOP		No Operation	(soo specific deser for Class function)	None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	<u>'</u>



# 6. Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
16	2.7 - 5.5V	AT90PWM316-16SE	SO32	Engineering Samples
16	2.7 - 5.5V	AT90PWM316-16ME	QFN32	Engineering Samples
16	2.7 - 5.5V	AT90PWM216-16SE	SO24	Engineering Samples
16	2.7 - 5.5V	AT90PWM316-16SU	SO32	Extended (-40°C to 105°C)
16	2.7 - 5.5V	AT90PWM316-16MU	QFN32	Extended (-40°C to 105°C)
16	2.7 - 5.5V	AT90PWM216-16SU	SO24	Extended (-40°C to 105°C)

Note: All packages are Pb free, fully LHF

Note: This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and

minimum quantities.

Note: Parts numbers are for shipping in sticks (SO) or in trays (QFN). These devices can also be supplied in Tape and Reel. Please


contact your local Atmel sales office for detailed ordering information and minimum quantities.

# 7. Package Information

	Package Type
SO24	24-Lead, Small Outline Package
SO32	32-Lead, Small Outline Package
QFN32	32-Lead, Quad Flat No lead





# 7.2 SO32






# 7.3 QFN32





SIDE VIEW



		ММ		INCH			
	MIN	NDM	MAX	MIN	NDM	MAX	
А	0. 80	-	1. 00	. 032	-	. 040	
J	0. 00	0. 01	0. 05	. 000	. 000	. 002	
A1		0. 20	ref		008	ref	
D/E		7. 00	BSC	. 276 BSC			
D1/E1		6. 75	BSC	. 266 BSC			
D2/E2	2. 25	-	5. 25	. 090	-	. 207	
N			3	32			
Р	0. 24	0. 42	0, 60	. 009	. 016	. 024	
е		0. 65	BSC		026	BSC	
L	0. 35	_	0. 75	. 014	-	. 030	
b	0. 23	_	0. 35	. 009	_	. 014	

**BOTTOM VIEW** 

Compliant JEDEC Standard MO-220 variation VKKC



# NOTES: MLF PACKAGE FAMILY

- 1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM(.012 INCHES MAXIMUM)
- 2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. 1994.
- 3 DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- 4 PACKAGE WARPAGE MAX 0.08mm.
- 5 THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
- 6 EXACT SHAPE AND SIZE OF THIS FIXTURE IS OPTIONAL



# 8. Errata AT90PWM216/316

# 8.1 Revision C

• DAC Driver linearity above 3.6V

## 1. DAC Driver linearity above 3.6V

With 5V  $V_{CC}$ , the DAC driver linearity is poor when DAC output level is above  $V_{CC}$ -1V. At 5V, DAC output for 1023 will be around 5V - 40mV.

#### Work around:

Use, when Vcc=5V, V<sub>REF</sub> below V<sub>CC</sub>-1V

Or, when  $V_{RFF}=V_{CC}=5V$ , do not uses codes above 800.

## 8.2 Revision B

- DAC Driver linearity above 3.6V
- PSC OCRxx Register update according to PLOCK2 usage

# 1. DAC Driver linearity above 3.6V

With 5V  $V_{CC}$ , the DAC driver linearity is poor when DAC output level is above  $V_{CC}$ -1V. At 5V, DAC output for 1023 will be around 5V - 40mV.

## Work around:

Use, when Vcc=5V, V<sub>REF</sub> below V<sub>CC</sub>-1V

Or, when  $V_{REF}=V_{CC}=5V$ , do not uses codes above 800.

# 2. PSC OCRxx Register update according to PLOCK2 usage

If the PSC is clocked from PLL, and if PLOCK2 bit is changed at the same time as PSC end of cycle occurs, and if OCRxx registers contents have been changed, then the updated OCRxx registers contents are not predictable.

The cause is a synchronization issue between two registers in two different clock domains (PLL clock which clocks PSC and CPU clock).

#### Workaround:

Enable the PSC end of cycle interrupt.

At the beginning of PSC EOC interrupt vector, change PLOCK value (OCRxx registers can be updated outside the interrupt vector).

This process guarantees that UPDATE and PLOCK actions will not occur at the same moment.



## 8.3 Revision A

- DAC Driver linearity above 3.6V
- PSC OCRxx Register update according to PLOCK2 usage

## 1. DAC Driver linearity above 3.6V

With 5V  $V_{CC}$ , the DAC driver linearity is poor when DAC output level is above  $V_{CC}$ -1V. At 5V, DAC output for 1023 will be around 5V - 40mV.

# Work around:

Use, when Vcc=5V, V<sub>REF</sub> below V<sub>CC</sub>-1V

Or, when  $V_{REF}=V_{CC}=5V$ , do not uses codes above 800.

## 2. PSC OCRxx Register update according to PLOCK2 usage

If the PSC is clocked from PLL, and if PLOCK2 bit is changed at the same time as PSC end of cycle occurs, and if OCRxx registers contents have been changed, then the updated OCRxx registers contents are not predictable.

The cause is a synchronization issue between two registers in two different clock domains (PLL clock which clocks PSC and CPU clock).

#### Workaround:

Enable the PSC end of cycle interrupt.

At the beginning of PSC EOC interrupt vector, change PLOCK value (OCRxx registers can be updated outside the interrupt vector).

This process guarantees that UPDATE and PLOCK actions will not occur at the same moment.



- 22. Updated "Analog Comparator Status Register ACSR" on page 219. Added Bit 3 CLKPLL
- 23. Updated "Amplifier" on page 239. The correct content: "The ADC starting is done by setting the ADSC (ADC Start conversion) bit in the ADCSRA register".
- 24. Updated Figure 20-15 on page 240 and Figure 20-16 on page 241. Changed CKADC to CKADC2.
- 25. Updated "PSC Output Behavior During Reset" on page 266. If PSCRV fuse equals 0 (programmed), the selected PSC outputs will be forced to high state. If PSCRV fuse equals 1 (unprogrammed), the selected PSC outputs will be forced to low state.
- 26. Updated "Electrical Characteristics" on page 283. Added "DAC Characteristics" on page 290.
- 27. Updated the Table 25-1 on page 285. Replaced -40°C 85°C with -40°C to 105°C
- 28. Updated Table 25-5 on page 289. Replaced  $V_{\text{INT}}$  parameter by  $A_{\text{REF}}$  Min and Max values updated.

# 9.3 Rev. 7710F - 09/11

- 1. Updated Table 8-1 on page 41. Added  $V_{POR}$  and  $V_{CCR}$  in the table.
- 2. Updated Table 8-2 on page 42. Added min and max values for 101 and 010.
- Updated Table 25-2 on page 286. V<sub>CC</sub> = 1.8 5.5V columns removed.

# 9.4 Rev. 7710E - 08/10

- 1. Updated "Port C (PC7..PC0)" on page 9.
- 2. Inserted a footnote "AT90PWM216 device is available in SOIC 24-pin Package and does not have the D2A (DAC Output) brought out to I/0 pins." on page 9.
- 3. Updated "Idle Mode" on page 35 by removing the reference to ACD.
- Updated "Voltage Reference Enable Signals and Start-up Time" on page 44. Removed reference to ACBG.
- 4. Updated Table 15-14 on page 157; Table 15-15 on page 158 and Table 15-16 on page 159
- 5. Removed reference to the ACCKDIV from "Analog Comparator" on page 215 and from "Register Summary" on page 11.
- 6. Updated "ADC Prescaler Selection" on page 237.
- 7. Updated Table 25-5 on page 289 with Max and Min value for Internal Voltage Reference
- 8. Removed AC2SADE bit from "Register Summary" on page 11.

#### 9.5 Rev. 7710D

- 1. Updated table page 2.
- 2. Updated "Absolute Maximum Ratings\*" on page 283



## 9.6 Rev. 7710C

- 1. Updated table page 2.
- 2. Updated Section "Internal Calibrated RC Oscillator Operating Modes(1)(2)" on page 28.
- 3. Updated Section "Features" on page 245.
- 4. Updated table in Section "Electrical Characteristics" on page 283.
- 5. Added section Section "Calibrated Internal RC Oscillator Accuracy" on page 285.
- 6. Updated Table 25-5 on page 289.
- 7. Updated Figure 26-36 on page 312.
- 8. Updated Figure 26-37 on page 313.
- 9. Updated Figure 26-38 on page 313.

# 9.7 Rev. 7710B

- 1. Updated "Section "In-System Reprogrammable Flash Program Memory", page 17
- 2. Updated "Figure 5-1 on page 17
- 3. Updated "Figure 6-1 on page 26
- 4. Updated "Figure 6-7 on page 30
- 5. Updated "Table 20-1 on page 227
- 6. Updated "Section "ADC Noise Canceler", page 228
- 7. Updated "Table 20-6 on page 237
- 8. Added "Table 20-7 on page 238
- 9. Updated "Section "Amplifier", page 239
- 10. Updated "Figure 20-15 on page 240
- 11. Added "Figure 20-16 on page 241
- 12. Updated "Figure 20-17 on page 242
- 13. Updated "Section "Amplifier 0 Control and Status register AMP0CSR", page 243
- 14. Updated "Table 20-9 on page 243
- 15. Updated "Section "Amplifier 1Control and Status register AMP1CSR", page 244
- 16. Updated "Table 20-9 on page 243
- 17. Updated "Table 20-11 on page 244
- 18. Updated "Table 23-6 on page 263
- 19. Updated "Table 23-7 on page 263
- 20. Updated "Table 23-8 on page 263
- 21. Updated "Section "DC Characteristics", page 284
- 22. Updated "Table 25-5 on page 289
- 23. Updated "Section "Example 1", page 298
- 24. Updated "Section "Example 2", page 298
- 25. Updated "Section "Example 3", page 298
- 26. Added "Figure 26-22 on page 305
- 27. Updated "Section "Instruction Set Summary", page 15
- 28. Added "Section "Errata AT90PWM216/316", page 23

#### 9.8 Rev. 7710A

1. Document creation.

