

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

E·XFl


Details						
Product Status	Obsolete					
Core Processor	AVR					
Core Size	8-Bit					
Speed	16MHz					
Connectivity	SPI, UART/USART					
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT					
Number of I/O	27					
Program Memory Size	16KB (16K x 8)					
Program Memory Type	FLASH					
EEPROM Size	512 x 8					
RAM Size	1K x 8					
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V					
Data Converters	A/D 11x10b; D/A 1x10b					
Oscillator Type	Internal					
Operating Temperature	-40°C ~ 105°C (TA)					
Mounting Type	Surface Mount					
Package / Case	32-SOIC (0.295", 7.50mm Width)					
Supplier Device Package	32-SOIC					
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at90pwm316-16su					

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Note: The Center GND PADDLE has to be connected to GND.



Note: The Center GND PADDLE has to be connected to GND.

# 2.1 Pin Descriptions

# Table 2-1.Pin out description

SO24 Pin Number	SO32 Pin Number	QFN32 Pin Number	Mnemonic	Туре	Name, Function & Alternate Function
7	9	5	GND	Power	Ground: OV reference
18	24	20	AGND	Power	Analog Ground: OV reference for analog part
6	8	4	VCC	power	Power Supply:
17	23	19	AVCC	Power	Analog Power Supply: This is the power supply voltage for analog pa For a normal use this pin must be connected.
19	25	21	AREF	Power	Analog Reference: reference for analog converter. This is the referen voltage of the A/D converter. As outtpan be used by external analog
8	12	8	РВО	1/0	MISO (SPI Master In Slave Out) PSCOUT2O output
9	13	9	PB1	1/0	MOSI (SPI Master Out Slave In) PSCOUT21 output
16	20	16	PB2	1/0	ADC5 (Analog Input Channel5) INT1
20	27	23	PB3	I/O	AMPO- (Analog Differential Amplifier O Input Channel )
21	28	24	PB4	I/O	AMPO+ (Analog Differential Amplifier O Input Channel )
22	30	26	PB5	1/0	ADC6 (Analog Input Channel 6) INT 2
23	31	27	PB6	1/0	ADC7 (Analog Input Channel 7) ICP1B (Timer 1 input capture alternate input) PSCOUT11 output (see note 1)
24	32	28	PB7	1/0	PSCOUTO1 output ADC4 (Analog Input Channel 4) SCK (SPI Clock)
NA	2	30	PCO	1/0	PSCOUT10 output (see note 1) INT3
	7	3	PC1	1/0	PSCIN1 (PSC 1 Digital Input) OC1B (Timer 1 Output Compare B)
	10	6	PC2	1/0	TO (Timer O clock input) PSCOUT22 output
	11	7	PC3	1/0	T1 (Timer 1 clock input) PSCOUT23 output
	21	17	PC4	Ι/Ο	ADC8 (Analog Input Channel 8) AMP1- (Analog Differential Amplifier 1 Input Channel)
	22	18	PC5	I/O	ADC9 (Analog Input Channel 9) AMP1+ (Analog Differential Amplifier 1 Input Channel)
	26	22	PC6	1/0	ADC10 (Analog Input Channel 10) ACMP1 (Analog Comparator 1 Positive Input)
	29	25	PC7	1/0	D2A : DAC outp <del>at</del>

Atmel

SO24 Pin Number	SO32 Pin Number	QFN32 Pin Number	Mnemonic	Туре	Name, Function & Alternate Function			
1	1	29	PDO	1/0	PSCOUTOO outpu <sup>(1)</sup> XCK (UART Transfer Clock) SS_A (Alternate SPI Slave Select)			
3	4	32	PD1	1/0	PSCINO (PSC O Digital Input) CLKO (System Clock Output)			
4	5	1	PD2	1/0	PSCIN2 (PSC 2 Digital Input) OC1A (Timer 1 Output Compare A) MISO_A (Programming & alternate SPI Master In Slave Out)			
5	6	2	PD3	1/0	TXD (Dali/UART Tx data) OCOA (Timer O Output Compare A) SS (SPI Slave Select) MOSI_A (Programming & alternatMaster Out SPI Slave In)			
12	16	12	PD4	1/0	ADC1 (Analog Input Channel 1) RXD (Dali/UART Rx data) ICP1A (Timer 1 input capture) SCK_A (Programming & alternate SPI Clock)			
13	17	13	PD5	1/0	ADC2 (Analog Input Channel 2) ACMP2 (Analog Comparator 2 Positive Input)			
14	18	14	PD6	1/0	ADC3 (Analog Input Channel 3) ACMPM reference for analog comparators INTO			
15	19	15	PD7	1/0	ACMPO (Analog Comparator O Positive Input)			
2	3	31	PEO	I/O or I	RESET (Reset Input) OCD (On Chip Debug I/O)			
10	14	10	PE1	1/0	XTAL1: XTAL Input OCOB (Timer O Output Compare B)			

Table 2-1. Pin out description (Continued)

Notes: 1. PSCOUT10 & PSCOUT11 are not present on 24 pins package

PE2

11

2. D2A (DAC Output) not available on AT90PWM261 (SOIC 24-pins)

1/0

# 3. Overview

15

11


The AT90PWM216/316 are low-power CMOS 8-bit microcontrollers based on the AVR enhanced RISC architecture. By executing powerful instructions in desidgek cycle, the AT90PWM216/316 achieves throughputs approaching 1 MIPS per MHz allowing the system designeeptimize power conseption versus processing speed.

XTAL2: XTAL OuTput

ADCO (Analog Input Channel O)

# 3.1 Block Diagram

Figure 3-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 register directly connected to theitAmetic Logic Unit (ALU) llowing two independent registers to be accessed in one single instruction executed in one clock cycle. The inegularchitecture is more de efficient ville achieving throughputs up to ten times faster donventional CISC microcontrollers.

The AT9OPWM216/316 provides the following features by tests of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes SPROM, 1024 bytes SRAM53 general purpose I/Obes, 32 general purpose working registers, three Power Staggestrollers, two flexib Teimer/Counters with compare modes and PWM, one USART with DALI mode, an 11-channel 10-bit ADC with the third ferential input stage with programmable gain, a 10bit DAC, a programmable Wall dog Timer with Interna Scillator, an SPI serial prot, an On-chip Debug system and four software selectable power saving modes.

The Idle mode stops the CPU while allowing the SRAM/heTi/Counters, SPI ports animaterrupt system to continue functioning. The Power-down msdees the registerontents but freezes the Obstor, disabling all other chip functions until the next interrupt or HardResset. The ADC Noise Reduction mode stops the CPU and all I/O modules except ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Re

# Atmel

# 3.2.6 Port E (PE2..0) RESET/XTAL1/

XTAL2

Port E is an 3-bit bi-directional I/O port with internual peedistors (selected for eduith). The Port E output buffers have symmetrical drivearchacteristics with both high saind source capability. Aspiuts, Port E pins that are externally pulled low will sourcement if the pull-up resistore activated. The Portplins are tri-stated when a reset condition becomes active, even if the clock is not running.

If the RSTDISBL Fuse is programmed, PEO is used as an  $\not\!\!\!/i\Omega$ . Note that the electrical characteristics of PEO differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PEO is used as Reset input. A low level onisthpin for longer than the minimum pulse length wighenerate a Reset, even if the clock is much ing. The minimum pulse length is given in Table 8-1 on page 41 Shorter pulses are not guaranteed to generate a Reset.

Depending on the ock selection fuse settings, PEan be used as input to the internal clock operating circuit.

Depending on the clock selection fussettings, PE2 can be used as outpoth fithe inverting sollator amplifier.

The various special features of Port E are elaborate in the reactions of Port E on page in the Clock Systems and their Distribution on page 25

### 3.2.7 AVCC

AVCC is the supply voltage pin for the A/D Coteverts should be externally connected  $c_{c}$  even if the ADC is not used. If the ADC is used, it should be connected  $c_{c}$  to hrough a low-pass filter.

#### 3.2.8 AREF

This is the analog reference pin for the A/D Converter.

### 3.3 About Code Examples

This documentation contains simpledecexamples that briefly show how steevarious parts of the device. These code examples assume that the part specific headers fine luded before compilation. Be aware that not all C compiler vendors include bit definitions in the headers and interrupt handling in C is compiler dependent. Please confirm with the C compile cumentation for more details.

# 8. Errata AT90PWM216/316

8.1 Revision C

DAC Driver linearity above 3.6V

1. DAC Driver linearity above 3.6V

With 5V  $V_{c}$ , the DAC driver linearity is powhen DAC output level is  $abov_{ec}V1V$ . At 5V, DAC output for 1023 will be around 5V - 40mV.

Work around: Use, when Vcc=5V,  $\chi_{EF}$  below  $V_{C}$ -1V

Or, when  $V_{EF} = V_{CC} = 5V$ , do not uses codes above 800.

### 8.2 Revision B

DAC Driver linearity above 3.6V PSC OCRxx Register update according to PLOCK2 usage

1. DAC Driver linearity above 3.6V

With 5V  $V_c$ , the DAC driver linearity is powhen DAC output level is above V1V. At 5V, DAC output for 1023 will be around 5V - 40mV.

Work around: Use, when Vcc=5V,  $\chi_{EF}$  below  $\chi_{C}\text{-}1V$ 

Or, when  $V_{\text{EF}} = V_{\text{CC}} = 5V$ , do not uses codes above 800.

2. PSC OCRxx Register update according to PLOCK2 usage

If the PSC is clocked from PLL, and if PLOCK2 bitthisinged at the same time as PSC end of cycle occurs, and if OCRxx registers contents have been changlenden the updated OCRxx registers contents are not predictable.

The cause is a synchronization issue between twostrengs in two different klokomains (PLL clock which clocks PSC and CPU clock).

Workaround:

Enable the PSC end of cycle interrupt.

At the beginning of PSC EOC interrupt vector, changeCK value (OCRxx registers can be updated outside the interrupt vector).

This process guarantees that UPDATE and PLOCK actions willot occur at the same moment.

## 8.3 Revision A

DAC Driver linearity above 3.6V PSC OCRxx Register update according to PLOCK2 usage

1. DAC Driver linearity above 3.6V With 5V  $V_C$ , the DAC driver linearity is powhen DAC output level is  $abov_{CV}$ 1V. At 5V, DAC output for 1023 will be around 5V - 40mV.

Work around: Use, when Vcc=5V,  $V_{EF}$  below  $V_{C}$ -1V

Or, when  $V_{REF} = V_{CC} = 5V$ , do not uses codes above 800.

2. PSC OCRxx Register update according to PLOCK2 usage If the PSC is clocked from PLL, and if PLOCK2 bithisinged at the same time as PSC end of cycle occurs, and if OCRxx registers contents have been changenee the updated OCRxx registers contents are not predictable.

The cause is a synchronization issue between twostrengs in two different klokomains (PLL clock which clocks PSC and CPU clock).

Workaround: Enable the PSC end of cycle interrupt.

At the beginning of PSC EOC interrupt vector, changeCK value (OCRxx registers can be updated outside the interrupt vector).

This process guarantees that UPDATE and PLOCK actions willot occur at the same moment.