




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                             |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                      |
| Core Processor             | S08                                                                                                                                         |
| Core Size                  | 8-Bit                                                                                                                                       |
| Speed                      | 50MHz                                                                                                                                       |
| Connectivity               | I <sup>2</sup> C, LINbus, SCI, SPI                                                                                                          |
| Peripherals                | LVD, PWM, WDT                                                                                                                               |
| Number of I/O              | 26                                                                                                                                          |
| Program Memory Size        | 16KB (16K x 8)                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                           |
| RAM Size                   | 1K x 8                                                                                                                                      |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                                                                                 |
| Data Converters            | A/D 10x12b                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                    |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                           |
| Mounting Type              | Surface Mount                                                                                                                               |
| Package / Case             | 32-VFQFN Exposed Pad                                                                                                                        |
| Supplier Device Package    | 32-QFN-EP (5x5)                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc9s08qe16cfm">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc9s08qe16cfm</a> |

| Part Number   | Package Description | Original (gold wire)<br>package document number | Current (copper wire)<br>package document number |
|---------------|---------------------|-------------------------------------------------|--------------------------------------------------|
| MC68HC908JW32 | 48 QFN              | 98ARH99048A                                     | 98ASA00466D                                      |
| MC9S08AC16    |                     |                                                 |                                                  |
| MC9S908AC60   |                     |                                                 |                                                  |
| MC9S08AC128   |                     |                                                 |                                                  |
| MC9S08AW60    |                     |                                                 |                                                  |
| MC9S08GB60A   |                     |                                                 |                                                  |
| MC9S08GT16A   |                     |                                                 |                                                  |
| MC9S08JM16    |                     |                                                 |                                                  |
| MC9S08JM60    |                     |                                                 |                                                  |
| MC9S08LL16    |                     |                                                 |                                                  |
| MC9S08QE128   |                     |                                                 |                                                  |
| MC9S08QE32    |                     |                                                 |                                                  |
| MC9S08RG60    |                     |                                                 |                                                  |
| MCF51CN128    |                     |                                                 |                                                  |
| MC9RS08LA8    | 48 QFN              | 98ARL10606D                                     | 98ASA00466D                                      |
| MC9S08GT16A   | 32 QFN              | 98ARH99035A                                     | 98ASA00473D                                      |
| MC9S908QE32   | 32 QFN              | 98ARE10566D                                     | 98ASA00473D                                      |
| MC9S908QE8    | 32 QFN              | 98ASA00071D                                     | 98ASA00736D                                      |
| MC9S08JS16    | 24 QFN              | 98ARL10608D                                     | 98ASA00734D                                      |
| MC9S08QB8     |                     |                                                 |                                                  |
| MC9S08QG8     | 24 QFN              | 98ARL10605D                                     | 98ASA00474D                                      |
| MC9S08SH8     | 24 QFN              | 98ARE10714D                                     | 98ASA00474D                                      |
| MC9RS08KB12   | 24 QFN              | 98ASA00087D                                     | 98ASA00602D                                      |
| MC9S08QG8     | 16 QFN              | 98ARE10614D                                     | 98ASA00671D                                      |
| MC9RS08KB12   | 8 DFN               | 98ARL10557D                                     | 98ASA00672D                                      |
| MC9S08QG8     |                     |                                                 |                                                  |
| MC9RS08KA2    | 6 DFN               | 98ARL10602D                                     | 98ASA00735D                                      |

# Table of Contents

|     |                                              |    |        |                                             |    |
|-----|----------------------------------------------|----|--------|---------------------------------------------|----|
| 1   | MCU Block Diagram                            | 3  | 3.9    | Internal Clock Source (ICS) Characteristics | 19 |
| 2   | Pin Assignments                              | 4  | 3.10   | AC Characteristics                          | 20 |
| 3   | Electrical Characteristics                   | 9  | 3.10.1 | Control Timing                              | 20 |
| 3.1 | Introduction                                 | 9  | 3.10.2 | TPM Module Timing                           | 21 |
| 3.2 | Parameter Classification                     | 9  | 3.10.3 | SPI Timing                                  | 22 |
| 3.3 | Absolute Maximum Ratings                     | 9  | 3.11   | Analog Comparator (ACMP) Electricals        | 26 |
| 3.4 | Thermal Characteristics                      | 10 | 3.12   | ADC Characteristics                         | 26 |
| 3.5 | ESD Protection and Latch-Up Immunity         | 12 | 3.13   | Flash Specifications                        | 29 |
| 3.6 | DC Characteristics                           | 12 | 4      | Ordering Information                        | 30 |
| 3.7 | Supply Current Characteristics               | 16 | 5      | Package Information                         | 30 |
| 3.8 | External Oscillator (XOSCVP) Characteristics | 18 | 5.1    | Mechanical Drawings                         | 30 |

## Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com/>

The following revision history table summarizes changes contained in this document.

| Revision | Date       | Description of Changes                                                                                                                                                                                                                                                                                                                 |
|----------|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1        | 7/2/2008   | Initial public released.                                                                                                                                                                                                                                                                                                               |
| 2        | 10/7/2008  | Updated the Stop2 and Stop3 mode supply current, and $R_{IDD}$ in FEI mode with all modules on at 25.165 MHz in the <a href="#">Table 8</a> Supply Current Characteristics.<br>Replaced the stop mode adders section from <a href="#">Table 8</a> with an individual <a href="#">Table 9</a> Stop Mode Adders with new specifications. |
| 3        | 11/4/2008  | Updated operating voltage in <a href="#">Table 7</a> .                                                                                                                                                                                                                                                                                 |
| 4        | 5/4/2009   | Added 10×10 mm information to 44 LQFP in the front page.<br>In <a href="#">Table 7</a> , added $I_{OZTOT}$ .<br>In <a href="#">Table 11</a> , updated typicals and Max. for $t_{IRST}$ .<br>In <a href="#">Table 16</a> , removed the Rev. Voltage High item.<br>Updated <a href="#">Table 17</a> .                                    |
| 5        | 8/27/2009  | Updated $f_{int\_t}$ and $f_{int\_ut}$ in the <a href="#">Table 11</a> .                                                                                                                                                                                                                                                               |
| 6        | 10/13/2009 | Corrected the package size descriptions on the cover                                                                                                                                                                                                                                                                                   |
| 7        | 9/16/2011  | Added new package of 32-pin QFN.                                                                                                                                                                                                                                                                                                       |

## Related Documentation


Find the most current versions of all documents at: <http://www.freescale.com>

### Reference Manual (MC9S08QE32RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

# 1 MCU Block Diagram


The block diagram, [Figure 1](#), shows the structure of the MC9S08QE32 MCU.



**Figure 1. MC9S08QE32 Series Block Diagram**


## 2 Pin Assignments

This section shows the pin assignments for the MC9S08QE32 series devices.




Pins in **bold** are lost in the next lower pin count package.

Figure 2. 48-Pin QFN



Pins in **bold** are lost in the next lower pin count package.

**Figure 4. 32-Pin LQFP/QFN**



**Figure 5. 28-Pin SOIC**

**Table 1. MC9S08QE32 Series Pin Assignment by Package and Pin Sharing Priority**

| Pin Number |    |    |    | <-- Lowest <b>Priority</b> --> Highest |                  |                   |       |                   |
|------------|----|----|----|----------------------------------------|------------------|-------------------|-------|-------------------|
| 48         | 44 | 32 | 28 | Port Pin                               | Alt 1            | Alt 2             | Alt 3 | Alt 4             |
| 1          | 1  | 1  | —  | PTD1                                   | KBI2P1           |                   |       |                   |
| 2          | 2  | 2  | —  | PTD0                                   | KBI2P0           |                   |       |                   |
| 3          | 3  | —  | —  | PTE7                                   | TPM3CLK          |                   |       |                   |
| 4          | 4  | 3  | 5  |                                        |                  |                   |       | V <sub>DD</sub>   |
| 5          | 5  | 4  | 6  |                                        |                  |                   |       | V <sub>DDAD</sub> |
| 6          | 6  |    |    |                                        |                  |                   |       | V <sub>REFH</sub> |
| 7          | 7  | 5  | 7  |                                        |                  |                   |       | V <sub>REFL</sub> |
| 8          | 8  |    |    |                                        |                  |                   |       | V <sub>SSAD</sub> |
| 9          | 9  | 6  | 8  |                                        |                  |                   |       | V <sub>SS</sub>   |
| 10         | 10 | 7  | 9  | PTB7                                   | SCL <sup>1</sup> |                   |       | EXTAL             |
| 11         | 11 | 8  | 10 | PTB6                                   | SDA <sup>1</sup> |                   |       | XTAL              |
| 12         | —  | —  | —  | PTE6                                   |                  |                   |       |                   |
| 13         | —  | —  | —  | PTE5                                   |                  |                   |       |                   |
| 14         | 12 | 9  | 11 | PTB5                                   | TPM1CH1          | SS <sup>2</sup>   |       |                   |
| 15         | 13 | 10 | 12 | PTB4                                   | TPM2CH1          | MISO <sup>2</sup> |       |                   |
| 16         | 14 | 11 | 13 | PTC3                                   | TPM3CH3          |                   |       |                   |
| 17         | 15 | 12 | 14 | PTC2                                   | TPM3CH2          |                   |       |                   |
| 18         | 16 | —  | —  | PTD7                                   | KBI2P7           |                   |       |                   |

**Table 3. Absolute Maximum Ratings**

| Rating                                                                                          | Symbol    | Value                  | Unit |
|-------------------------------------------------------------------------------------------------|-----------|------------------------|------|
| Supply voltage                                                                                  | $V_{DD}$  | -0.3 to +3.8           | V    |
| Maximum current into $V_{DD}$                                                                   | $I_{DD}$  | 120                    | mA   |
| Digital input voltage                                                                           | $V_{In}$  | -0.3 to $V_{DD} + 0.3$ | V    |
| Instantaneous maximum current<br>Single pin limit (applies to all port pins) <sup>1, 2, 3</sup> | $I_D$     | ±25                    | mA   |
| Storage temperature range                                                                       | $T_{stg}$ | -55 to 150             | °C   |

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins, except for PTA5 are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

### 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

### 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 5. ESD and Latch-up Test Conditions**

| Model      | Description                 | Symbol | Value | Unit     |
|------------|-----------------------------|--------|-------|----------|
| Human Body | Series resistance           | R1     | 1500  | $\Omega$ |
|            | Storage capacitance         | C      | 100   | pF       |
|            | Number of pulses per pin    | —      | 3     |          |
| Machine    | Series resistance           | R1     | 0     | $\Omega$ |
|            | Storage capacitance         | C      | 200   | pF       |
|            | Number of pulses per pin    | —      | 3     |          |
| Latch-up   | Minimum input voltage limit |        | -2.5  | V        |
|            | Maximum input voltage limit |        | 7.5   | V        |

**Table 6. ESD and Latch-Up Protection Characteristics**

| No. | Rating <sup>1</sup>                       | Symbol           | Min   | Max | Unit |
|-----|-------------------------------------------|------------------|-------|-----|------|
| 1   | Human body model (HBM)                    | V <sub>HBM</sub> | ±2000 | —   | V    |
| 2   | Machine model (MM)                        | V <sub>MM</sub>  | ±200  | —   | V    |
| 3   | Charge device model (CDM)                 | V <sub>CDM</sub> | ±500  | —   | V    |
| 4   | Latch-up current at T <sub>A</sub> = 85°C | I <sub>LAT</sub> | ±100  | —   | mA   |

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 7. DC Characteristics

| Num | C | Characteristic                                                                      | Symbol                               | Condition                                                             | Min                    | Typical <sup>1</sup> | Max                    | Unit |
|-----|---|-------------------------------------------------------------------------------------|--------------------------------------|-----------------------------------------------------------------------|------------------------|----------------------|------------------------|------|
| 1   |   | Operating Voltage<br><div>V<sub>DD</sub> rising<br/>V<sub>DD</sub> falling</div>    |                                      |                                                                       | 2.0<br>1.8             | —                    | 3.6                    | V    |
| 2   | C | Output high voltage <sup>2</sup><br><div>All I/O pins,<br/>low-drive strength</div> | V <sub>OH</sub>                      | 1.8 V, I <sub>Load</sub> = −2 mA                                      | V <sub>DD</sub> − 0.5  | —                    | —                      | V    |
|     | P | 2.7 V, I <sub>Load</sub> = −10 mA                                                   |                                      | V <sub>DD</sub> − 0.5                                                 | —                      | —                    |                        |      |
|     | T | 2.3 V, I <sub>Load</sub> = −6 mA                                                    |                                      | V <sub>DD</sub> − 0.5                                                 | —                      | —                    |                        |      |
|     | C | 1.8V, I <sub>Load</sub> = −3 mA                                                     |                                      | V <sub>DD</sub> − 0.5                                                 | —                      | —                    |                        |      |
| 3   | D | Output high current<br>Max total I <sub>OH</sub> for all ports                      | I <sub>OHT</sub>                     |                                                                       | —                      | —                    | 100                    | mA   |
| 4   | C | Output low voltage<br><div>All I/O pins,<br/>low-drive strength</div>               | V <sub>OL</sub>                      | 1.8 V, I <sub>Load</sub> = 2 mA                                       | —                      | —                    | 0.5                    | V    |
|     | P | 2.7 V, I <sub>Load</sub> = 10 mA                                                    |                                      | —                                                                     | —                      | 0.5                  |                        |      |
|     | T | 2.3 V, I <sub>Load</sub> = 6 mA                                                     |                                      | —                                                                     | —                      | 0.5                  |                        |      |
|     | C | 1.8 V, I <sub>Load</sub> = 3 mA                                                     |                                      | —                                                                     | —                      | 0.5                  |                        |      |
| 5   | D | Output low current<br>Max total I <sub>OL</sub> for all ports                       | I <sub>OLT</sub>                     |                                                                       | —                      | —                    | 100                    | mA   |
| 6   | P | Input high voltage<br>all digital inputs                                            | V <sub>IH</sub>                      | V <sub>DD</sub> > 2.3 V                                               | 0.70 x V <sub>DD</sub> | —                    | —                      | V    |
|     | C |                                                                                     |                                      | V <sub>DD</sub> ≤ 1.8 V                                               | 0.85 x V <sub>DD</sub> | —                    | —                      |      |
| 7   | P | Input low voltage<br>all digital inputs                                             | V <sub>IL</sub>                      | V <sub>DD</sub> > 2.7 V                                               | —                      | —                    | 0.35 x V <sub>DD</sub> |      |
|     | C |                                                                                     |                                      | V <sub>DD</sub> ≤ 1.8 V                                               | —                      | —                    | 0.30 x V <sub>DD</sub> |      |
| 8   | C | Input hysteresis<br>all digital inputs                                              | V <sub>hys</sub>                     |                                                                       | 0.06 x V <sub>DD</sub> | —                    | —                      | mV   |
| 9   | P | Input leakage current<br>all input only pins<br>(Per pin)                           | I <sub>In</sub>                      | V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub>                  | —                      | —                    | 1                      | μA   |
| 10  | P | Hi-Z (off-state) leakage current<br>all input/output<br>(per pin)                   | I <sub>OZ</sub>                      | V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub>                  | —                      | —                    | 1                      | μA   |
| 11  | C | Total leakage combined for all inputs and Hi-Z pins<br>All input only and I/O       | I <sub>OZTOT</sub>                   | V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub>                  | —                      | —                    | 2                      | μA   |
| 11  | P | Pullup, Pulldown resistors<br>all digital inputs, when enabled                      | R <sub>PU</sub> ,<br>R <sub>PD</sub> |                                                                       | 17.5                   | —                    | 52.5                   | kΩ   |
| 12  | D | DC injection current <sup>3, 4, 5</sup><br>Single pin limit                         | I <sub>IC</sub>                      | V <sub>IN</sub> < V <sub>SS</sub> , V <sub>IN</sub> > V <sub>DD</sub> | −0.2                   | —                    | 0.2                    | mA   |
|     |   | Total MCU limit, includes sum of all stressed pins                                  |                                      |                                                                       | −5                     | —                    | 5                      | mA   |
| 13  | C | Input Capacitance, all pins                                                         | C <sub>In</sub>                      |                                                                       | —                      | —                    | 8                      | pF   |
| 14  | C | RAM retention voltage                                                               | V <sub>RAM</sub>                     |                                                                       | —                      | 0.6                  | 1.0                    | V    |
| 15  | C | POR re-arm voltage <sup>6</sup>                                                     | V <sub>POR</sub>                     |                                                                       | 0.9                    | 1.4                  | 2.0                    | V    |

## Table 7. DC Characteristics (continued)

| Num | C | Characteristic                               | Symbol     | Condition                           | Min          | Typical <sup>1</sup> | Max          | Unit    |
|-----|---|----------------------------------------------|------------|-------------------------------------|--------------|----------------------|--------------|---------|
| 16  | D | POR re-arm time                              | $t_{POR}$  |                                     | 10           | —                    | —            | $\mu s$ |
| 17  | P | Low-voltage detection threshold — high range | $V_{LVDH}$ | $V_{DD}$ falling<br>$V_{DD}$ rising | 2.11<br>2.16 | 2.16<br>2.21         | 2.22<br>2.27 | V       |
| 18  | P | Low-voltage detection threshold — low range  | $V_{LVDL}$ | $V_{DD}$ falling<br>$V_{DD}$ rising | 1.80<br>1.88 | 1.82<br>1.90         | 1.91<br>1.99 | V       |
| 19  | P | Low-voltage warning threshold — high range   | $V_{LVWH}$ | $V_{DD}$ falling<br>$V_{DD}$ rising | 2.36<br>2.36 | 2.46<br>2.46         | 2.56<br>2.56 | V       |
| 20  | P | Low-voltage warning threshold — low range    | $V_{LVWL}$ | $V_{DD}$ falling<br>$V_{DD}$ rising | 2.11<br>2.16 | 2.16<br>2.21         | 2.22<br>2.27 | V       |
| 21  | C | Low-voltage inhibit reset/recover hysteresis | $V_{hys}$  |                                     | —            | 80                   | —            | mV      |
| 22  | P | Bandgap Voltage Reference <sup>7</sup>       | $V_{BG}$   |                                     | 1.15         | 1.17                 | 1.18         | V       |

<sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested

<sup>2</sup> As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above  $V_{LVDL}$ .

<sup>3</sup> All functional non-supply pins, except for PTA5 are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>5</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{in} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>6</sup> Maximum is highest voltage that POR is guaranteed.

<sup>7</sup> Factory trimmed at  $V_{DD} = 3.0$  V, Temp = 25 °C




Figure 6. Pullup and Pulldown Typical Resistor Values ( $V_{DD} = 3.0$  V)




Figure 7. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)




Figure 8. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)




Figure 9. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)




Figure 10. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

## 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 8. Supply Current Characteristics

| Num | C | Parameter                                                              | Symbol       | Bus Freq     | $V_{DD}$ (V) | Typical <sup>1</sup> | Max  | Unit    | Temp (°C) |
|-----|---|------------------------------------------------------------------------|--------------|--------------|--------------|----------------------|------|---------|-----------|
| 1   | P | Run supply current<br>FEI mode, all modules on                         | $R_{I_{DD}}$ | 25.165 MHz   | 3            | 13                   | 14   | mA      | -40 to 25 |
|     | P |                                                                        |              |              |              | 14                   | 15   |         | 85        |
|     | T |                                                                        |              |              |              | 13.75                | —    | mA      | -40 to 85 |
|     | T |                                                                        |              |              |              | 5.59                 | —    |         |           |
|     | T |                                                                        |              |              |              | 1.03                 | —    |         |           |
| 2   | C | Run supply current<br>FEI mode, all modules off                        | $R_{I_{DD}}$ | 25.165 MHz   | 3            | 11.5                 | 12.3 | mA      | -40 to 85 |
|     | T |                                                                        |              | 20 MHz       |              | 9.5                  | —    |         |           |
|     | T |                                                                        |              | 8 MHz        |              | 4.6                  | —    |         |           |
|     | T |                                                                        |              | 1 MHz        |              | 1.0                  | —    |         |           |
| 3   | T | Run supply current<br>LPRS = 0, all modules off                        | $R_{I_{DD}}$ | 16 kHz FBILP | 3            | 152                  | —    | $\mu$ A | -40 to 85 |
|     | T |                                                                        |              | 16 kHz FBELP |              | 115                  | —    |         |           |
| 4   | T | Run supply current<br>LPRS = 1, all modules off,<br>running from Flash | $R_{I_{DD}}$ | 16 kHz FBELP | 3            | 21.9                 | —    | $\mu$ A | -40 to 85 |
|     | T | Run supply current<br>LPRS = 1, all modules off,<br>running from RAM   |              |              |              | 7.3                  | —    |         |           |
| 5   | C | Wait mode supply current<br>FEI mode, all modules off                  | $W_{I_{DD}}$ | 25.165 MHz   | 3            | 5.74                 | 6.00 | mA      | -40 to 85 |
|     | T |                                                                        |              | 20 MHz       |              | 4.57                 | —    |         |           |
|     | T |                                                                        |              | 8 MHz        |              | 2                    | —    |         |           |
|     | T |                                                                        |              | 1 MHz        |              | 0.73                 | —    |         |           |

<sup>1</sup> Not available in stop2 mode.

## 3.8 External Oscillator (XOSCVLP) Characteristics

Reference [Figure 11](#) and [Figure 12](#) for crystal or resonator circuits.

**Table 10. XOSC and ICS Specifications (Temperature Range = –40 to 85°C Ambient)**

| Num | C | Characteristic                                                                                                                                                                                                                                    | Symbol                           | Min                                            | Typical <sup>1</sup>              | Max                          | Unit              |
|-----|---|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------------------------------------------------|-----------------------------------|------------------------------|-------------------|
| 1   | C | Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)<br>Low range (RANGE = 0)<br>High range (RANGE = 1), high gain (HGO = 1)<br>High range (RANGE = 1), low power (HGO = 0)                                                                   | $f_{lo}$<br>$f_{hi}$<br>$f_{hi}$ | 32<br>1<br>1                                   | —<br>—<br>—                       | 38.4<br>16<br>8              | kHz<br>MHz<br>MHz |
| 2   | D | Load capacitors<br>Low range (RANGE=0), low power (HGO=0)<br>Other oscillator settings                                                                                                                                                            | $C_1$<br>$C_2$                   | See Note <sup>2</sup><br>See Note <sup>3</sup> |                                   |                              |                   |
| 3   | D | Feedback resistor<br>Low range, low power (RANGE=0, HGO=0) <sup>2</sup><br>Low range, High Gain (RANGE=0, HGO=1)<br>High range (RANGE=1, HGO=X)                                                                                                   | $R_F$                            | —<br>—<br>—                                    | —<br>10<br>1                      | —<br>—<br>—                  | MΩ                |
| 4   | D | Series resistor —<br>Low range, low power (RANGE = 0, HGO = 0) <sup>2</sup><br>Low range, high gain (RANGE = 0, HGO = 1)<br>High range, low power (RANGE = 1, HGO = 0)<br>High range, high gain (RANGE = 1, HGO = 1)<br>≥ 8 MHz<br>4 MHz<br>1 MHz | $R_S$                            | —<br>—<br>—<br>—<br>—<br>—<br>—                | —<br>100<br>0<br>0<br>0<br>0<br>0 | —<br>—<br>—<br>0<br>10<br>20 | kΩ                |
| 5   | C | Crystal start-up time <sup>4</sup><br>Low range, low power<br>Low range, high power<br>High range, low power<br>High range, high power                                                                                                            | $t_{CSTL}$<br>$t_{CSTH}$         | —<br>—<br>—<br>—                               | 200<br>400<br>5<br>15             | —<br>—<br>—<br>—             | ms                |
| 6   | D | Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)<br>FEE mode<br>FBE or FBELP mode                                                                                                                                                       | $f_{extal}$                      | 0.03125<br>0                                   | —<br>—                            | 40<br>40                     | MHz<br>MHz        |

<sup>1</sup> Data in Typical column is characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE=HGO=0.

<sup>3</sup> See crystal or resonator manufacturer's recommendation.

<sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.




Figure 11. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 12. Typical Crystal or Resonator Circuit: Low Range/Low Power

### 3.9 Internal Clock Source (ICS) Characteristics

Table 11. ICS Frequency Specifications (Temperature Range =  $-40$  to  $85^{\circ}\text{C}$  Ambient)

| Num | C | Characteristic                                                                                |                       | Symbol                         | Min   | Typical <sup>1</sup> | Max       | Unit               |
|-----|---|-----------------------------------------------------------------------------------------------|-----------------------|--------------------------------|-------|----------------------|-----------|--------------------|
| 1   | P | Average internal reference frequency — factory trimmed                                        |                       | $f_{\text{int}_t}$             | —     | 32.768               | —         | kHz                |
| 2   | C | Average internal reference frequency — untrimmed                                              |                       | $f_{\text{int}_{ut}}$          | 31.25 | —                    | 39.06     | kHz                |
| 3   | T | Internal reference start-up time                                                              |                       | $t_{\text{IRST}}$              | —     | 5                    | 10        | $\mu\text{s}$      |
| 4   | P | DCO output frequency trimmed <sup>2</sup>                                                     | Low range (DFR = 00)  | $f_{\text{dco}_u}$             | 16    | —                    | 20        | MHz                |
|     | P |                                                                                               | Mid range (DFR = 01)  |                                | 32    | —                    | 40        |                    |
|     | P |                                                                                               | High range (DFR = 10) |                                | 48    | —                    | 60        |                    |
| 5   | P | DCO output frequency <sup>2</sup> reference = 32768 Hz and DMX32 = 1                          | Low range (DFR = 00)  | $f_{\text{dco\_DMX32}}$        | —     | 19.92                | —         | MHz                |
|     | P |                                                                                               | Mid range (DFR = 01)  |                                | —     | 39.85                | —         |                    |
|     | P |                                                                                               | High range (DFR = 10) |                                | —     | 59.77                | —         |                    |
| 6   | C | Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)     |                       | $\Delta f_{\text{dco\_res}_t}$ | —     | $\pm 0.1$            | $\pm 0.2$ | $\%f_{\text{dco}}$ |
| 7   | C | Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM) |                       | $\Delta f_{\text{dco\_res}_t}$ | —     | $\pm 0.2$            | $\pm 0.4$ | $\%f_{\text{dco}}$ |

**Table 11. ICS Frequency Specifications (Temperature Range = –40 to 85°C Ambient) (continued)**

| Num | C | Characteristic                                                                                            | Symbol              | Min | Typical <sup>1</sup> | Max | Unit        |
|-----|---|-----------------------------------------------------------------------------------------------------------|---------------------|-----|----------------------|-----|-------------|
| 8   | C | Total deviation of trimmed DCO output frequency over voltage and temperature                              | $\Delta f_{dco\_t}$ | —   | 0.5<br>–1.0          | ±2  | % $f_{dco}$ |
| 9   | C | Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 °C to 70 °C | $\Delta f_{dco\_t}$ | —   | ±0.5                 | ±1  | % $f_{dco}$ |
| 10  | C | FLL acquisition time <sup>3</sup>                                                                         | $t_{Acquire}$       | —   | —                    | 1   | ms          |
| 11  | C | Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>4</sup>                           | $C_{Jitter}$        | —   | 0.02                 | 0.2 | % $f_{dco}$ |

<sup>1</sup> Data in Typical column is characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{Bus}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.

## 3.10 AC Characteristics


This section describes timing characteristics for each peripheral system.

### 3.10.1 Control Timing

**Table 12. Control Timing**

| Num | C | Rating                                                                                                        | Symbol               | Min                         | Typical <sup>1</sup> | Max                | Unit |
|-----|---|---------------------------------------------------------------------------------------------------------------|----------------------|-----------------------------|----------------------|--------------------|------|
| 1   | D | Bus frequency ( $t_{cyc} = 1/f_{Bus}$ )<br>$V_{DD} \leq 2.1V$<br>$2.1 < V_{DD} \leq 2.4V$<br>$V_{DD} > 2.4Vs$ | $f_{Bus}$            | DC                          | —                    | 10<br>20<br>25.165 | MHz  |
| 2   | D | Internal low power oscillator period                                                                          | $t_{LPO}$            | 700                         | —                    | 1300               | μs   |
| 3   | D | External reset pulse width <sup>2</sup>                                                                       | $t_{extrst}$         | 100                         | —                    | —                  | ns   |
| 4   | D | Reset low drive                                                                                               | $t_{rstdrv}$         | $34 \times t_{cyc}$         | —                    | —                  | ns   |
| 5   | D | BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes                      | $t_{MSSU}$           | 500                         | —                    | —                  | ns   |
| 6   | D | BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>          | $t_{MSH}$            | 100                         | —                    | —                  | μs   |
| 7   | D | IRQ pulse width<br>Asynchronous path <sup>2</sup><br>Synchronous path <sup>4</sup>                            | $t_{ILIH}, t_{IHIL}$ | 100<br>$1.5 \times t_{cyc}$ | —<br>—               | —<br>—             | ns   |


## Electrical Characteristics



### NOTES:

1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 17. SPI Master Timing (CPHA = 0)**



### NOTES:

1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 18. SPI Master Timing (CPHA = 1)**

**Table 17. ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ ) (continued)**

| C | Characteristic                          | Conditions                                 | Symbol              | Min | Typ <sup>1</sup> | Max          | Unit             | Comment                                            |
|---|-----------------------------------------|--------------------------------------------|---------------------|-----|------------------|--------------|------------------|----------------------------------------------------|
| P | Conversion time (including sample time) | Short sample (ADLSMP = 0)                  | t <sub>ADC</sub>    | —   | 20               | —            | ADCK cycles      | See reference manual for conversion time variances |
|   |                                         | Long sample (ADLSMP = 1)                   |                     | —   | 40               | —            |                  |                                                    |
| P | Sample time                             | Short sample (ADLSMP = 0)                  | t <sub>ADS</sub>    | —   | 3.5              | —            | ADCK cycles      |                                                    |
|   |                                         | Long sample (ADLSMP = 1)                   |                     | —   | 23.5             | —            |                  |                                                    |
| D | Temp sensor slope                       | –40 °C– 25 °C                              | m                   | —   | 1.646            | —            | mV/°C            |                                                    |
|   |                                         | 25 °C– 85 °C                               |                     | —   | 1.769            | —            |                  |                                                    |
| D | Temp sensor voltage                     | 25 °C                                      | V <sub>TEMP25</sub> | —   | 701.2            | —            | mV               |                                                    |
| T | Total unadjusted error                  | 12-bit mode, 3.6> V <sub>DDAD</sub> > 2.7  | E <sub>TUE</sub>    | —   | –1 to 3          | –2.5 to 5.5  | LSB <sup>2</sup> | Includes quantization                              |
| T |                                         | 12-bit mode, 2.7> V <sub>DDAD</sub> > 1.8V |                     | —   | –1 to 3          | –3.0 to 6.5  |                  |                                                    |
| P |                                         | 10-bit mode                                |                     | —   | ±1               | ±2.5         |                  |                                                    |
| P |                                         | 8-bit mode                                 |                     | —   | ±0.5             | ±1.0         |                  |                                                    |
| T | Differential non-linearity              | 12-bit mode                                | DNL                 | —   | ±1.0             | –1.5 to 2.0  | LSB <sup>2</sup> |                                                    |
| P |                                         | 10-bit mode <sup>3</sup>                   |                     | —   | ±0.5             | ±1.0         |                  |                                                    |
| P |                                         | 8-bit mode <sup>3</sup>                    |                     | —   | ±0.3             | ±0.5         |                  |                                                    |
| T | Integral non-linearity                  | 12-bit mode                                | INL                 | —   | ±1.5             | –2.5 to 2.75 | LSB <sup>2</sup> |                                                    |
| T |                                         | 10-bit mode                                |                     | —   | ±0.5             | ±1.0         |                  |                                                    |
| T |                                         | 8-bit mode                                 |                     | —   | ±0.3             | ±0.5         |                  |                                                    |
| T | Zero-scale error                        | 12-bit mode                                | E <sub>ZS</sub>     | —   | ±1.5             | ±2.5         | LSB <sup>2</sup> | V <sub>ADIN</sub> = V <sub>SSAD</sub>              |
| P |                                         | 10-bit mode                                |                     | —   | ±0.5             | ±1.5         |                  |                                                    |
| P |                                         | 8-bit mode                                 |                     | —   | ±0.5             | ±0.5         |                  |                                                    |
| T | Full-scale error                        | 12-bit mode                                | E <sub>FS</sub>     | —   | ±1.0             | –3.5 to 1.0  | LSB <sup>2</sup> | V <sub>ADIN</sub> = V <sub>DDAD</sub>              |
| P |                                         | 10-bit mode                                |                     | —   | ±0.5             | ±1           |                  |                                                    |
| P |                                         | 8-bit mode                                 |                     | —   | ±0.5             | ±0.5         |                  |                                                    |
| D | Quantization error                      | 12-bit mode                                | E <sub>Q</sub>      | —   | –1 to 0          | —            | LSB <sup>2</sup> |                                                    |
|   |                                         | 10-bit mode                                |                     | —   | —                | ±0.5         |                  |                                                    |
|   |                                         | 8-bit mode                                 |                     | —   | —                | ±0.5         |                  |                                                    |
| D | Input leakage error                     | 12-bit mode                                | E <sub>IL</sub>     | —   | ±2               | —            | LSB <sup>2</sup> | Pad leakage <sup>4</sup> * R <sub>AS</sub>         |
|   |                                         | 10-bit mode                                |                     | —   | ±0.2             | ±4           |                  |                                                    |
|   |                                         | 8-bit mode                                 |                     | —   | ±0.1             | ±1.2         |                  |                                                    |

- <sup>1</sup> Typical values assume  $V_{DDAD} = 3.0\text{ V}$ ,  $\text{Temp} = 25\text{ }^{\circ}\text{C}$ ,  $f_{ADCK} = 1.0\text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.
- <sup>2</sup>  $1\text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
- <sup>3</sup> Monotonicity and No-missing-codes guaranteed in 10-bit and 8-bit modes
- <sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

### 3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for flash memory. Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see MC9S08QE32 Series Reference Manual Chapter 4 Memory.

**Table 18. Flash Characteristics**

| C | Characteristic                                                                                                                                           | Symbol                  | Min    | Typical      | Max    | Unit              |
|---|----------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------|--------|--------------|--------|-------------------|
| D | Supply voltage for program/erase<br>–40 °C to 85 °C                                                                                                      | $V_{\text{prog/erase}}$ | 1.8    | —            | 3.6    | V                 |
| D | Supply voltage for read operation                                                                                                                        | $V_{\text{Read}}$       | 1.8    | —            | 3.6    | V                 |
| D | Internal FCLK frequency <sup>1</sup>                                                                                                                     | $f_{\text{FCLK}}$       | 150    | —            | 200    | kHz               |
| D | Internal FCLK period (1/FCLK)                                                                                                                            | $t_{\text{Fcyc}}$       | 5      | —            | 6.67   | μs                |
| P | Byte program time (random location) <sup>(2)</sup>                                                                                                       | $t_{\text{prog}}$       | 9      |              |        | $t_{\text{Fcyc}}$ |
| P | Byte program time (burst mode) <sup>(2)</sup>                                                                                                            | $t_{\text{Burst}}$      | 4      |              |        | $t_{\text{Fcyc}}$ |
| P | Page erase time <sup>2</sup>                                                                                                                             | $t_{\text{Page}}$       | 4000   |              |        | $t_{\text{Fcyc}}$ |
| P | Mass erase time <sup>(2)</sup>                                                                                                                           | $t_{\text{Mass}}$       | 20,000 |              |        | $t_{\text{Fcyc}}$ |
|   | Byte program current <sup>3</sup>                                                                                                                        | $R_{\text{IDDBP}}$      | —      | 4            | —      | mA                |
|   | Page erase current <sup>3</sup>                                                                                                                          | $R_{\text{IDDEPE}}$     | —      | 6            | —      | mA                |
| C | Program/erase endurance <sup>4</sup><br>$T_L$ to $T_H = -40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$<br>$T = 25\text{ }^{\circ}\text{C}$ |                         | 10,000 | —<br>100,000 | —<br>— | cycles            |
| C | Data retention <sup>5</sup>                                                                                                                              | $t_{\text{D\_ret}}$     | 15     | 100          | —      | years             |

<sup>1</sup> The frequency of this clock is controlled by software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information is supplied for calculating approximate time to program and erase.

<sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD} = 3.0\text{ V}$ , bus frequency = 4.0 MHz.


<sup>4</sup> **Typical endurance for flash** was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

<sup>5</sup> **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory*.

## 4 Ordering Information

This section contains ordering information for the MC9S08QE32 series of MCUs.

Example of the device numbering system:



## 5 Package Information

Table 19. Package Descriptions

| Pin Count | Package Type                     | Abbreviation | Designator | Case No. | Document No.                |
|-----------|----------------------------------|--------------|------------|----------|-----------------------------|
| 48        | Quad Flat No-Leads               | QFN          | FT         | 1314     | <a href="#">98ARH99048A</a> |
| 44        | Low Quad Flat Package            | LQFP         | LD         | 824D     | <a href="#">98ASS23225W</a> |
| 32        | Low Quad Flat Package            | LQFP         | LC         | 873A     | <a href="#">98ASH70029A</a> |
| 32        | Quad Flat No-Leads               | QFN          | FM         | 1582     | <a href="#">98ARE10566D</a> |
| 28        | Small Outline Integrated Circuit | SOIC         | WL         | 751F     | <a href="#">98ASB42345B</a> |

### 5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 19. For the latest available drawings please visit our web site (<http://www.freescale.com>) and enter the package's document number into the keyword search box.

