



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details




Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	77
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 27x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb96f693abpmc-gse1">https://www.e-xfl.com/product-detail/infineon-technologies/mb96f693abpmc-gse1</a>



## Contents

<b>Features.....</b>	<b>1</b>
1. Product Lineup.....	5
2. Block Diagram.....	6
3. Pin Assignment.....	7
4. Pin Description.....	8
5. Pin Circuit Type.....	10
6. I/O Circuit Type.....	13
7. Memory Map .....	20
8. RAM Start Addresses.....	21
9. User ROM Memory Map for Flash Devices .....	22
10. Serial Programming Communication Interface .....	23
11. Interrupt Vector Table .....	24
12. Handling Precautions .....	28
12.1 Precautions for Product Design.....	28
12.2 Precautions for Package Mounting.....	29
12.3 Precautions for Use Environment.....	31
13. Handling Devices .....	32
13.1 Latch-Up Prevention.....	32
13.2 Unused Pins Handling.....	32
13.3 External Clock Usage.....	32
13.4 Notes on PLL Clock Mode Operation .....	33
13.5 Power Supply Pins (Vcc/Vss) .....	33
13.6 Crystal Oscillator and ceramic resonator Circuit.....	33
13.7 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs.....	33
13.8 Pin Handling when not using the A/D Converter .....	34
13.9 Notes on Power-on.....	34
13.10 Stabilization of Power Supply Voltage .....	34
13.11 SMC Power Supply Pins .....	34
13.12 Serial Communication .....	34
13.13 Mode Pin (MD) .....	34
14. Electrical Characteristics .....	35
14.1 Absolute Maximum Ratings .....	35
14.2 Recommended Operating Conditions.....	37
14.3 DC Characteristics .....	38
14.4 AC Characteristics.....	45
14.5 A/D Converter.....	54
14.6 High Current Output Slew Rate .....	58
14.7 Low Voltage Detection Function Characteristics .....	58
14.8 Flash Memory Write/Erase Characteristics .....	60
15. Example Characteristics.....	61
16. Ordering Information .....	64
17. Package Dimension .....	65
18. Major Changes .....	66
Document History.....	73

## 5. Pin Circuit Type

Pin No.	I/O Circuit Type*	Pin Name
1	Supply	Vss
2	F	C
3	P	P03_7 / INT1 / SIN1 / SEG40
4	J	P13_0 / INT2 / SOT1 / SEG41
5	P	P13_1 / INT3 / SCK1 / SEG42
6	J	P13_2 / PPG0 / TIN0 / FRCK1 / SEG43
7	J	P13_3 / PPG1 / TOT0 / WOT / SEG44
8	P	P13_4 / SIN0 / INT6 / SEG45
9	H	P13_5 / SOT0 / ADTG / INT7
10	M	P13_6 / SCK0 / CKOTX0
11	N	P04_4 / PPG3 / SDA0
12	N	P04_5 / PPG4 / SCL0
13	I	P06_2 / AN2 / INT5 / SIN5
14	K	P06_3 / AN3 / FRCK0
15	K	P06_4 / AN4 / IN0 / TTG0 / TTG4
16	K	P06_6 / AN6 / TIN1 / IN4_R
17	K	P06_7 / AN7 / TOT1 / IN5_R
18	Supply	AVcc
19	G	AVRH
20	G	AVRL
21	Supply	AVss
22	K	P05_0 / AN8
23	K	P05_2 / AN10 / OUT2 / SGO1
24	K	P05_3 / AN11 / OUT3 / SGA1
25	Supply	Vcc
26	Supply	Vss
27	K	P05_4 / AN12 / INT2_R / WOT_R
28	K	P05_6 / AN14 / TIN2 / SGO1_R
29	K	P05_7 / AN15 / TOT2 / SGA1_R
30	R	P08_0 / PWM1P0 / AN16
31	R	P08_1 / PWM1M0 / AN17
32	R	P08_2 / PWM2P0 / AN18
33	R	P08_3 / PWM2M0 / AN19
34	R	P08_4 / PWM1P1 / AN20
35	Supply	DVcc
36	Supply	DVss
37	R	P08_5 / PWM1M1 / AN21
38	R	P08_6 / PWM2P1 / AN22 / PPG6_B

Type	Circuit	Remarks
O	 <p>Standby control for input shutdown</p> <p>TTL input</p> <p>Nout</p> <p>R</p> <p>N-ch</p> <p>P-ch</p> <p>Standby control for input shutdown</p> <p>TTL input</p>	<ul style="list-style-type: none"> <li>■ Open-drain I/O</li> <li>■ Output 25mA, Vcc = 2.7V</li> <li>■ TTL input</li> </ul>
P	 <p>Pull-up control</p> <p>P-ch</p> <p>P-ch</p> <p>Pout</p> <p>N-ch</p> <p>Nout</p> <p>R</p> <p>Hysteresis input</p> <p>Standby control for input shutdown</p> <p>SEG or COM output</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4mA</math>, <math>I_{OH} = -4mA</math>)</li> <li>■ CMOS hysteresis inputs with input shutdown function</li> <li>■ Programmable pull-up resistor</li> <li>■ SEG or COM output</li> </ul>
Q	 <p>Pull-up control</p> <p>P-ch</p> <p>P-ch</p> <p>Pout</p> <p>N-ch</p> <p>Nout</p> <p>R</p> <p>Hysteresis input</p> <p>Standby control for input shutdown</p> <p>Vn input or SEG output</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4mA</math>, <math>I_{OH} = -4mA</math>)</li> <li>■ CMOS hysteresis inputs with input shutdown function</li> <li>■ Programmable pull-up resistor</li> <li>■ Vn input or SEG output</li> </ul>

Type	Circuit	Remarks
R	 <p>The circuit diagram for Type R shows a CMOS level output with programmable pull-up and pull-down resistors. It includes an automotive input with shutdown and an analog input. The circuit uses P-ch and N-ch MOSFETs for the output stage, with resistors for pull-up and pull-down control. A standby control for input shutdown is also present.</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (programmable <math>I_{OL} = 4mA</math>, <math>I_{OH} = -4mA</math> and <math>I_{OL} = 30mA</math>, <math>I_{OH} = -30mA</math>)</li> <li>■ Automotive input with input shutdown function</li> <li>■ Programmable pull-up / pull-down resistor</li> <li>■ Analog input</li> </ul>
S	 <p>The circuit diagram for Type S shows a CMOS level output with programmable pull-up and pull-down resistors. It includes a hysteresis input with shutdown and an analog input. The circuit uses P-ch and N-ch MOSFETs for the output stage, with resistors for pull-up and pull-down control. A standby control for input shutdown is also present.</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (programmable <math>I_{OL} = 4mA</math>, <math>I_{OH} = -4mA</math> and <math>I_{OL} = 30mA</math>, <math>I_{OH} = -30mA</math>)</li> <li>■ CMOS hysteresis input with input shutdown function</li> <li>■ Programmable pull-up / pull-down resistor</li> <li>■ Analog input</li> </ul>

## 9. User ROM Memory Map for Flash Devices

		CY96F693		CY96F695		CY96F696	
CPU mode address	Flash memory mode address	Flash size		Flash size		Flash size	
FF:FFFF <sub>H</sub>	3F:FFFF <sub>H</sub>	SA39 - 64KB		SA39 - 64KB		SA39 - 64KB	
FF:0000 <sub>H</sub>	3F:0000 <sub>H</sub>						
FE:FFFF <sub>H</sub>	3E:FFFF <sub>H</sub>			SA38 - 64KB		SA38 - 64KB	
FE:0000 <sub>H</sub>	3E:0000 <sub>H</sub>						
FD:FFFF <sub>H</sub>	3D:FFFF <sub>H</sub>					SA37 - 64KB	
FD:0000 <sub>H</sub>	3D:0000 <sub>H</sub>						
FC:FFFF <sub>H</sub>	3C:FFFF <sub>H</sub>					SA36 - 64KB	
FC:0000 <sub>H</sub>	3C:0000 <sub>H</sub>						
FB:FFFF <sub>H</sub>							
DF:A000 <sub>H</sub>		Reserved		Reserved		Reserved	
DF:9FFF <sub>H</sub>	1F:9FFF <sub>H</sub>	SA4 - 8KB		SA4 - 8KB		SA4 - 8KB	
DF:8000 <sub>H</sub>	1F:8000 <sub>H</sub>						
DF:7FFF <sub>H</sub>	1F:7FFF <sub>H</sub>	SA3 - 8KB		SA3 - 8KB		SA3 - 8KB	
DF:6000 <sub>H</sub>	1F:6000 <sub>H</sub>						
DF:5FFF <sub>H</sub>	1F:5FFF <sub>H</sub>	SA2 - 8KB		SA2 - 8KB		SA2 - 8KB	
DF:4000 <sub>H</sub>	1F:4000 <sub>H</sub>						
DF:3FFF <sub>H</sub>	1F:3FFF <sub>H</sub>	SA1 - 8KB		SA1 - 8KB		SA1 - 8KB	
DF:2000 <sub>H</sub>	1F:2000 <sub>H</sub>						
DF:1FFF <sub>H</sub>	1F:1FFF <sub>H</sub>	SAS - 512B*		SAS - 512B*		SAS - 512B*	
DF:0000 <sub>H</sub>	1F:0000 <sub>H</sub>						
DE:FFFF <sub>H</sub>		Reserved		Reserved		Reserved	
DE:0000 <sub>H</sub>							

Bank A of Flash A

Bank B of Flash A

Bank A of Flash A

\*: Physical address area of SAS-512B is from DF:0000<sub>H</sub> to DF:01FF<sub>H</sub>.

Others (from DF:0200<sub>H</sub> to DF:1FFF<sub>H</sub>) is mirror area of SAS-512B.

Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000<sub>H</sub> -DF:01FF<sub>H</sub>.

SAS cannot be used for E<sup>2</sup>PROM emulation.

Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
40	35C <sub>H</sub>	PPG2	Yes	40	Programmable Pulse Generator 2
41	358 <sub>H</sub>	PPG3	Yes	41	Programmable Pulse Generator 3
42	354 <sub>H</sub>	PPG4	Yes	42	Programmable Pulse Generator 4
43	350 <sub>H</sub>	PPG5	Yes	43	Programmable Pulse Generator 5
44	34C <sub>H</sub>	PPG6	Yes	44	Programmable Pulse Generator 6
45	348 <sub>H</sub>	PPG7	Yes	45	Programmable Pulse Generator 7
46	344 <sub>H</sub>	-	-	46	Reserved
47	340 <sub>H</sub>	-	-	47	Reserved
48	33C <sub>H</sub>	-	-	48	Reserved
49	338 <sub>H</sub>	-	-	49	Reserved
50	334 <sub>H</sub>	-	-	50	Reserved
51	330 <sub>H</sub>	-	-	51	Reserved
52	32C <sub>H</sub>	PPG14	Yes	52	Programmable Pulse Generator 14
53	328 <sub>H</sub>	PPG15	Yes	53	Programmable Pulse Generator 15
54	324 <sub>H</sub>	-	-	54	Reserved
55	320 <sub>H</sub>	-	-	55	Reserved
56	31C <sub>H</sub>	-	-	56	Reserved
57	318 <sub>H</sub>	-	-	57	Reserved
58	314 <sub>H</sub>	RLT0	Yes	58	Reload Timer 0
59	310 <sub>H</sub>	RLT1	Yes	59	Reload Timer 1
60	30C <sub>H</sub>	RLT2	Yes	60	Reload Timer 2
61	308 <sub>H</sub>	RLT3	Yes	61	Reload Timer 3
62	304 <sub>H</sub>	-	-	62	Reserved
63	300 <sub>H</sub>	-	-	63	Reserved
64	2FC <sub>H</sub>	RLT6	Yes	64	Reload Timer 6
65	2F8 <sub>H</sub>	ICU0	Yes	65	Input Capture Unit 0
66	2F4 <sub>H</sub>	ICU1	Yes	66	Input Capture Unit 1
67	2F0 <sub>H</sub>	-	-	67	Reserved
68	2EC <sub>H</sub>	-	-	68	Reserved
69	2E8 <sub>H</sub>	ICU4	Yes	69	Input Capture Unit 4
70	2E4 <sub>H</sub>	ICU5	Yes	70	Input Capture Unit 5
71	2E0 <sub>H</sub>	ICU6	Yes	71	Input Capture Unit 6
72	2DC <sub>H</sub>	ICU7	Yes	72	Input Capture Unit 7
73	2D8 <sub>H</sub>	-	-	73	Reserved
74	2D4 <sub>H</sub>	-	-	74	Reserved
75	2D0 <sub>H</sub>	-	-	75	Reserved
76	2CC <sub>H</sub>	-	-	76	Reserved
77	2C8 <sub>H</sub>	OCU0	Yes	77	Output Compare Unit 0
78	2C4 <sub>H</sub>	OCU1	Yes	78	Output Compare Unit 1
79	2C0 <sub>H</sub>	OCU2	Yes	79	Output Compare Unit 2
80	2BC <sub>H</sub>	OCU3	Yes	80	Output Compare Unit 3
81	2B8 <sub>H</sub>	-	-	81	Reserved

**■ Lead-Free Packaging****CAUTION:**

*When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.*

**■ Storage of Semiconductor Devices**

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C. When you open Dry Package that recommends humidity 40% to 70% relative humidity.
3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

**■ Baking**

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

**■ Static Electricity**

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 12.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

**CAUTION:**

Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AVcc . Input voltage for ports shared with analog input ports also must not exceed AVcc (turning the analog and digital power supplies simultaneously on or off is acceptable).

### **13.8 Pin Handling when not using the A/D Converter**

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as AVcc = Vcc , AVss = AVRH = AVRl = Vss.

### **13.9 Notes on Power-on**

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50 $\mu$ s from 0.2V to 2.7V.

### **13.10 Stabilization of Power Supply Voltage**

If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may occur. The Vcc power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that Vcc ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard Vcc power supply voltage and the transient fluctuation rate becomes 0.1V/ $\mu$ s or less in instantaneous fluctuation for power supply switching.

### **13.11 SMC Power Supply Pins**

All DVcc /DVss pins must be set to the same level as the Vcc /Vss pins.

Note that the SMC I/O pin state is undefined if DVcc is powered on and Vcc is below 3V. To avoid this, Vcc must always be powered on before DVcc.

DVcc/DVss must be applied when using SMC I/O pin as GPIO.

### **13.12 Serial Communication**

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

### **13.13 Mode Pin (MD)**

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.

## 14. Electrical Characteristics

### 14.1 Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating		Unit	Remarks
			Min	Max		
Power supply voltage <sup>[1]</sup>	V <sub>CC</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	
Analog power supply voltage <sup>[1]</sup>	A V <sub>CC</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	V <sub>CC</sub> = A V <sub>CC</sub> <sup>[2]</sup>
Analog reference voltage <sup>[1]</sup>	AVRH, AVRL	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH, AV <sub>CC</sub> ≥ AVRL, AVRH > AVRL, AVRL ≥ AV <sub>SS</sub>
SMC Power supply <sup>[1]</sup>	DV <sub>CC</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	V <sub>CC</sub> = A V <sub>CC</sub> = DV <sub>CC</sub> <sup>[2]</sup>
LCD power supply voltage <sup>[1]</sup>	V <sub>0</sub> to V <sub>3</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	V <sub>0</sub> to V <sub>3</sub> must not exceed V <sub>CC</sub>
Input voltage <sup>[1]</sup>	V <sub>I</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	V <sub>I</sub> ≤ (D)V <sub>CC</sub> + 0.3V <sup>[3]</sup>
Output voltage <sup>[1]</sup>	V <sub>O</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	V <sub>O</sub> ≤ (D)V <sub>CC</sub> + 0.3V <sup>[3]</sup>
Maximum Clamp Current	I <sub>CLAMP</sub>	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins <sup>[4]</sup>
Total Maximum Clamp Current	Σ I <sub>CLAMP</sub>	-	-	25	mA	Applicable to general purpose I/O pins <sup>[4]</sup>
"L" level maximum output current	I <sub>OL</sub>	-	-	15	mA	Normal port
	I <sub>OLSMC</sub>	T <sub>A</sub> = -40°C	-	52	mA	High current port
		T <sub>A</sub> = +25°C	-	39	mA	
		T <sub>A</sub> = +85°C	-	32	mA	
		T <sub>A</sub> = +105°C	-	30	mA	
"L" level average output current	I <sub>OLAV</sub>	-	-	4	mA	Normal port
	I <sub>OLAVSMC</sub>	T <sub>A</sub> = -40°C	-	40	mA	High current port
		T <sub>A</sub> = +25°C	-	30	mA	
		T <sub>A</sub> = +85°C	-	25	mA	
		T <sub>A</sub> = +105°C	-	23	mA	
"L" level maximum overall output current	ΣI <sub>OL</sub>	-	-	50	mA	Normal port
	ΣI <sub>OLSMC</sub>	-	-	260	mA	High current port
"L" level average overall output current	ΣI <sub>OLAV</sub>	-	-	25	mA	Normal port
	ΣI <sub>OLAVSMC</sub>	-	-	170	mA	High current port

## 14.3 DC Characteristics

### 14.3.1 Current Rating

( $V_{CC} = AV_{CC} = DV_{CC} = 2.7V$  to  $5.5V$ ,  $V_{SS} = AV_{SS} = DV_{SS} = 0V$ ,  $T_A = -40^\circ C$  to  $+105^\circ C$ )

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks	
				Min	Typ	Max			
Power supply current in Run modes <sup>[1]</sup>	$I_{CCPLL}$	Vcc	PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz Flash 0 wait (CLKRC and CLKSC stopped)	-	28	-	mA	$T_A = +25^\circ C$	
				-	-	38	mA	$T_A = +105^\circ C$	
	$I_{CCMAIN}$		Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz Flash 0 wait (CLKPLL, CLKSC and CLKRC stopped)	-	3.5	-	mA	$T_A = +25^\circ C$	
				-	-	8	mA	$T_A = +105^\circ C$	
	$I_{CCRCH}$		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz Flash 0 wait (CLKMC, CLKPLL and CLKSC stopped)	-	1.8	-	mA	$T_A = +25^\circ C$	
				-	-	6	mA	$T_A = +105^\circ C$	
	$I_{CCRCL}$		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz Flash 0 wait (CLKMC, CLKPLL and CLKSC stopped)	-	0.16	-	mA	$T_A = +25^\circ C$	
				-	-	3.5	mA	$T_A = +105^\circ C$	
	$I_{CCSUB}$		Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz Flash 0 wait (CLKMC, CLKPLL and CLKRC stopped)	-	0.1	-	mA	$T_A = +25^\circ C$	
				-	-	3.3	mA	$T_A = +105^\circ C$	

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks	
				Min	Typ	Max			
Power supply current in Sleep modes <sup>[1]</sup>	I <sub>CCSPLL</sub>	V <sub>CC</sub>	PLL Sleep mode with CLKS1/2 = CLKP1/2 = 32MHz (CLKRC and CLKSC stopped)	-	9.5	-	mA	T <sub>A</sub> = +25°C	
				-	-	15	mA	T <sub>A</sub> = +105°C	
	I <sub>CCSMAIN</sub>		Main Sleep mode with CLKS1/2 = CLKP1/2 = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	-	1.1	-	mA	T <sub>A</sub> = +25°C	
				-	-	4.7	mA	T <sub>A</sub> = +105°C	
	I <sub>CCSRCH</sub>		RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	-	0.6	-	mA	T <sub>A</sub> = +25°C	
				-	-	4.1	mA	T <sub>A</sub> = +105°C	
	I <sub>CCSRCL</sub>		RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 100kHz (CLKMC, CLKPLL and CLKSC stopped)	-	0.07	-	mA	T <sub>A</sub> = +25°C	
				-	-	2.9	mA	T <sub>A</sub> = +105°C	
	I <sub>CCSSUB</sub>		Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz, (CLKMC, CLKPLL and CLKRC stopped)	-	0.04	-	mA	T <sub>A</sub> = +25°C	
				-	-	2.7	mA	T <sub>A</sub> = +105°C	
Power supply current in Timer modes <sup>[2]</sup>	I <sub>CCTPLL</sub>	V <sub>CC</sub>	PLL Timer mode with CLKPLL = 32MHz (CLKRC and CLKSC stopped)	-	1800	2250	µA	T <sub>A</sub> = +25°C	
				-	-	3220	µA	T <sub>A</sub> = +105°C	
	I <sub>CCTMAIN</sub>		Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	-	285	330	µA	T <sub>A</sub> = +25°C	
				-	-	1200	µA	T <sub>A</sub> = +105°C	
	I <sub>CCTRCH</sub>		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	160	215	µA	T <sub>A</sub> = +25°C	
				-	-	1110	µA	T <sub>A</sub> = +105°C	
	I <sub>CCTRCL</sub>		RC Timer mode with CLKRC = 100kHz, (CLKPLL, CLKMC and CLKSC stopped)	-	35	75	µA	T <sub>A</sub> = +25°C	
				-	-	910	µA	T <sub>A</sub> = +105°C	
	I <sub>CCTSUB</sub>		Sub Timer mode with CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC stopped)	-	25	65	µA	T <sub>A</sub> = +25°C	
				-	-	885	µA	T <sub>A</sub> = +105°C	


Parameters	Symbol	Pin Name	Conditions	Value			Unit	Remarks	
				Min	Typ	Max			
"L" level output voltage	V <sub>OL4</sub>	4mA type	4.5V ≤ (D)V <sub>CC</sub> ≤ 5.5V I <sub>OL</sub> = +4mA	-	-	0.4	V		
			2.7V ≤ (D)V <sub>CC</sub> < 4.5V I <sub>OL</sub> = +1.7mA						
	V <sub>OL30</sub>	High Drive type*	4.5V ≤ DV <sub>CC</sub> ≤ 5.5V I <sub>OL</sub> = +52mA	-	-	0.5		T <sub>A</sub> = -40°C	
			2.7V ≤ DV <sub>CC</sub> < 4.5V I <sub>OL</sub> = +22mA					T <sub>A</sub> = +25°C	
			4.5V ≤ DV <sub>CC</sub> ≤ 5.5V I <sub>OL</sub> = +39mA					T <sub>A</sub> = +85°C	
			2.7V ≤ DV <sub>CC</sub> < 4.5V I <sub>OL</sub> = +18mA					T <sub>A</sub> = +105°C	
			4.5V ≤ DV <sub>CC</sub> ≤ 5.5V I <sub>OL</sub> = +32mA						
			2.7V ≤ DV <sub>CC</sub> < 4.5V I <sub>OL</sub> = +14mA						
			4.5V ≤ DV <sub>CC</sub> ≤ 5.5V I <sub>OL</sub> = +30mA						
			2.7V ≤ DV <sub>CC</sub> < 4.5V I <sub>OL</sub> = +13.5mA						
	V <sub>OL3</sub>	3mA type	2.7V ≤ V <sub>CC</sub> < 5.5V I <sub>OL</sub> = +3mA	-	-	0.4	V		
	V <sub>OLD</sub>	DEBUG I/F	V <sub>CC</sub> = 2.7V I <sub>OL</sub> = +25mA	0	-	0.25	V		
	I <sub>IL</sub>	Pnn_m	V <sub>SS</sub> < V <sub>I</sub> < V <sub>CC</sub> AV <sub>SS</sub> , AVR <sub>L</sub> < V <sub>I</sub> < AV <sub>CC</sub> , AVR <sub>H</sub>	-1	-	+1	µA	Single port pin except high current output I/O for SMC	
		P08_m, P09_m, P10_m	DV <sub>SS</sub> < V <sub>I</sub> < DV <sub>CC</sub> AV <sub>SS</sub> , AVR <sub>L</sub> < V <sub>I</sub> < AV <sub>CC</sub> , AVR <sub>H</sub>	-3	-	+3	µA		
Total LCD leak current	Σ I <sub>ILCD</sub>	All SEG/ COM pin	V <sub>CC</sub> = 5.0V	-	0.5	10	µA	Maximum leakage current of all LCD pins	
Internal LCD divide resistance	R <sub>LCD</sub>	Between V3 and V2, V2 and V1, V1 and V0	V <sub>CC</sub> = 5.0V	6.25	12.5	25	kΩ		

#### 14.4.2 Sub Clock Input Characteristics


( $V_{CC} = AV_{CC} = DV_{CC} = 2.7V$  to  $5.5V$ ,  $V_{SS} = AV_{SS} = DV_{SS} = 0V$ ,  $T_A = -40^\circ C$  to  $+105^\circ C$ )



Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input frequency	$f_{CL}$	X0A, X1A	-	-	32.768	-	kHz	When using an oscillation circuit
			-	-	-	100	kHz	When using an opposite phase external clock
		X0A	-	-	-	50	kHz	When using a single phase external clock
Input clock cycle	$t_{CYLL}$	-	-	10	-	-	$\mu s$	
Input clock pulse width	-	-	$P_{WH}/t_{CYLL}$ , $P_{WL}/t_{CYLL}$	30	-	70	%	

When using the crystal oscillator



When using the external clock





## 14.5 A/D Converter

### 14.5.1 Electrical Characteristics for the A/D Converter


( $V_{CC} = AV_{CC} = DV_{CC} = 2.7V$  to  $5.5V$ ,  $V_{SS} = AV_{SS} = DV_{SS} = 0V$ ,  $T_A = -40^\circ C$  to  $+105^\circ C$ )

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	10	bit	
Total error	-	-	-3.0	-	+3.0	LSB	
Nonlinearity error	-	-	-2.5	-	+2.5	LSB	
Differential Nonlinearity error	-	-	-1.9	-	+1.9	LSB	
Zero transition voltage	$V_{OT}$	ANn	Typ - 20	AVRL + 0.5LSB	Typ + 20	mV	
Full scale transition voltage	$V_{FST}$	ANn	Typ - 20	AVRH - 1.5LSB	Typ + 20	mV	
Compare time*	-	-	1.0	-	5.0	μs	$4.5V \leq AV_{CC} \leq 5.5V$
			2.2	-	8.0	μs	$2.7V \leq AV_{CC} < 4.5V$
Sampling time*	-	-	0.5	-	-	μs	$4.5V \leq AV_{CC} \leq 5.5V$
			1.2	-	-	μs	$2.7V \leq AV_{CC} < 4.5V$
Power supply current	$I_A$	$AV_{CC}$	-	2.0	3.1	mA	A/D Converter active
	$I_{AH}$		-	-	3.3	μA	A/D Converter not operated
Reference power supply current (between AVRH and AVRL)	$I_R$	AVRH	-	520	810	μA	A/D Converter active
	$I_{RH}$		-	-	1.0	μA	A/D Converter not operated
Analog input capacity	$C_{VIN}$	AN2 to 4, 6 to 8, 10 to 12, 14, 15	-	-	16.0	pF	Normal outputs
		AN16 to 31	-	-	17.8	pF	High current outputs
Analog impedance	$R_{VIN}$	ANn	-	-	2050	Ω	$4.5V \leq AV_{CC} \leq 5.5V$
			-	-	3600	Ω	$2.7V \leq AV_{CC} < 4.5V$
Analog port input current (during conversion)	$I_{AIN}$	AN2 to 4, 6 to 8, 10 to 12, 14, 15	-0.3	-	+0.3	μA	$AV_{SS}, AVRL < V_{AIN} < AV_{CC}, AVRH$
		AN16 to 31	-3.0	-	+3.0	μA	
Analog input voltage	$V_{AIN}$	ANn	AVRL	-	AVRH	V	
Reference voltage range	-	AVRH	$AV_{CC}$ -0.1	-	$AV_{CC}$	V	
	-	AVRL	$AV_{SS}$	-	$AV_{SS} + 0.1$	V	
Variation between channels	-	ANn	-	-	4.0	LSB	

\*: Time for each channel.

#### 14.5.3 Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero transition point (0b000000000000 ↔ 0b000000000001) to the full-scale transition point (0b1111111110 ↔ 0b1111111111).
- Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to change the output code by 1LSB.
- Total error : Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error and nonlinearity error.
- Zero transition voltage: Input voltage which results in the minimum conversion value.
- Full scale transition voltage: Input voltage which results in the maximum conversion value.



$$\text{Nonlinearity error of digital output } N = \frac{V_{NT} - \{1\text{ LSB} \times (N - 1) + V_{OT}\}}{1\text{ LSB}} \text{ [LSB]}$$

$$\text{Differential nonlinearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1\text{ LSB}} - 1 \text{ [LSB]}$$

$$1\text{ LSB} = \frac{V_{FST} - V_{OT}}{1022}$$

N : A/D converter digital output value.

$V_{OT}$  : Voltage at which the digital output changes from 0x000 to 0x001.



$V_{FST}$  : Voltage at which the digital output changes from 0x3FE to 0x3FF.

$V_{NT}$  : Voltage at which the digital output changes from 0x(N - 1) to 0xN.

## 15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.

■ CY96F696



Page	Section	Change Results
		Added Remarks to "PLL oscillation clock frequency" Added "PLL phase jitter" and the figure
	4. AC Characteristics (6) Reset Input	Added the figure for reset input time ( $t_{RSTL}$ )
51	4. AC Characteristics (8) USART Timing	Changed the condition $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^\circ C \text{ to } +105^\circ C)$ $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^\circ C \text{ to } +105^\circ C, C_L = 50pF)$ Changed the HARDWARE MANUAL "MB96690 series HARDWARE MANUAL" "MB96600 series HARDWARE MANUAL"
52		Changed the figure for "Internal shift clock mode"
54	4. AC Characteristics (10) I <sup>2</sup> C timing	Added parameter, "Noise filter" and an annotation *5 for it Added $t_{SP}$ to the figure
55	5. A/D Converter (1) Electrical Characteristics for the A/D Converter	Added "Analog impedance" Added "Variation between channels" Added the annotation
56	5. A/D Converter (2) Accuracy and Setting of the A/D Converter Sampling Time	Deleted the unit "[Min]" from approximation formula of Sampling time
57	5. A/D Converter (3) Definition of A/D Converter Terms	Changed the Description and the figure "Linearity" → "Nonlinearity" "Differential linearity error" "Differential nonlinearity error"  Changed the Description Linearity error: Deviation of the line between the zero-transition point (0b0000000000 ↔ 0b0000000001) and the full-scale transition point (0b1111111110 ↔ 0b1111111111) from the actual conversion characteristics.  Nonlinearity error: Deviation of the actual conversion characteristics from a straight line that connects the zero transition point (0b0000000000 ↔ 0b0000000001) to the full-scale transition point (0b1111111110 ↔ 0b1111111111).  Added the Description "Zero transition voltage" "Full scale transition voltage"
59	6. High Current Output Slew Rate	Changed the condition $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, DV_{CC} = 4.5V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^\circ C \text{ to } +105^\circ C)$ $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^\circ C \text{ to } +105^\circ C)$  Changed the Symbol and figure $t_{R2}, t_{F2}, V_{OL2}$ $t_{R30}, t_{F30}, V_{OL30}$
59	7. Low Voltage Detection Function Characteristics	Added the Value of " Power supply voltage change rate" Max: +0.004 V/ $\mu$ s  Added "Hysteresis width" ( $V_{HYS}$ )  Added "Stabilization time" ( $T_{LVDSTAB}$ )  Added "Detection delay time" ( $t_d$ )  Deleted the Remarks  Added the annotation *1, *2
59	7. Low Voltage Detection Function Characteristics	Added the figure for "Hysteresis width"  Added the figure for "Stabilization time"

Page	Section	Change Results
61	8. Flash Memory Write/Erase Characteristics	Changed the Value of "Sector erase time" Added "Security Sector" to "Sector erase time" Changed the Parameter "Half word (16 bit) write time" "Word (16-bit) write time" Changed the Value of "Chip erase time" Changed the Remarks of "Sector erase time" Excludes write time prior to internal erase Includes write time prior to internal erase Added the Note and annotation *1 Deleted "(targeted value)" from title "Write/Erase cycles and data hold time"
62 to 63	■ EXAMPLE CHARACTERISTICS	Added a section
65	■ ORDERING INFORMATION	Changed part number MCU with CAN controller MB96F696RAPMC-GSE1* → MB96F696RBPMC-GSE1 MB96F696RAPMC-GSE2* → MB96F696RBPMC-GSE2 Added part number MCU with CAN controller MB96F693RBPMC-GSE1 MB96F693RBPMC-GSE2 MB96F695RBPMC-GSE1 MB96F695RBPMC-GSE2 MCU without CAN controller MB96F693ABPMC-GSE1 MB96F693ABPMC-GSE2 MB96F695ABPMC-GSE1 MB96F695ABPMC-GSE2
Revision 1.1		
-	-	Company name and layout design change

**NOTE: Please see "Document History" about later revised information.**

Page	Section	Change Results
Rev.*B		
-	Marketing Part Numbers changed from an MB prefix to a CY prefix.	
7, 9, 66,67	1. Product Lineup 3. Pin Assignment 16. Ordering Information 17. Package Dimension	Package description modified to JEDEC description. FPT-100P-M20 → LQI100