

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	77
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 27x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f693rbpmc-gse1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



CY96690 Series

Extended support for LIN-Protocol (with 16-byte FIFO for selected channels) to reduce interrupt load.

I²C

- Up to 400kbps
- Master and Slave functionality, 7-bit and 10-bit addressing

A/D Converter

- SAR-type
- 8/10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- Range Comparator Function
- Scan disable Function
- ADC Pulse Detection Function

Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

Hardware Watchdog Timer

- Hardware watchdog timer is active after reset
- Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

Reload Timers

- 16-bit wide
- Prescaler with 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶ of peripheral clock frequency
- Event count function

Free-Running Timers

- Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- Prescaler with 1, 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶, 1/2⁷, 1/2⁸ of peripheral clock frequency

Input Capture Units

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, Falling edge or Both (rising & falling) edges sensitive

Output Compare Units

- 16-bit wide
- Signals an interrupt when a match with Free-running Timer occurs
- A pair of compare registers can be used to generate an output signal

Programmable Pulse Generator

- 16-bit down counter, cycle and duty setting registers
- Can be used as 2 x8-bit PPG
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- Can be triggered by software or reload timer
- Can trigger ADC conversion
- Timing point capture
- Start delay

Stepping Motor Controller

- Stepping Motor Controller with integrated high current output drivers
- Four high current outputs for each channel
- Two synchronized 8/10-bit PWMs per channel
- Internal prescaling for PWM clock: 1, 1/4, 1/5, 1/6, 1/8, 1/10, 1/12, 1/16 of peripheral clock
- Dedicated power supply for high current output drivers

LCD Controller

- LCD controller with up to 4COM ×36SEG
- Internal or external voltage generation
- Duty cycle: Selectable from options: 1/2, 1/3 and 1/4
- Fixed 1/3 bias
- Programmable frame period
- Clock source selectable from four options (main clock, peripheral clock, subclock or RC oscillator clock)
- Internal divider resistors or external divider resistors
- On-chip data memory for display
- LCD display can be operated in Timer Mode
- Blank display: selectable
- All SEG, COM and V pins can be switched between general and specialized purposes

Sound Generator

- 8-bit PWM signal is mixed with tone frequency from 16-bit reload counter
- PWM clock by internal prescaler: 1, 1/2, 1/4, 1/8 of peripheral clock

Real Time Clock

- Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day



Contents

Feat	ures	1
1.	Product Lineup	
2.	Block Diagram	6
3.	Pin Assignment	7
4.	Pin Description	
5.	Pin Circuit Type	10
6.	I/O Circuit Type	13
7.	Memory Map	20
8.	RAM Start Addresses	
9.	User ROM Memory Map for Flash Devices	22
10.	Serial Programming Communication Interface	
11.	Interrupt Vector Table	
12.	Handling Precautions	
12.1	Precautions for Product Design	
12.2	Precautions for Package Mounting	29
12.3	Precautions for Use Environment	31
13.	Handling Devices	32
13.1	Latch-Up Prevention	32
13.2	Unused Pins Handling	32
13.3	External Clock Usage	32
13.4	Notes on PLL Clock Mode Operation	33
13.5	Power Supply Pins (Vcc/Vss)	33
13.6	Crystal Oscillator and ceramic resonator Circuit	33
13.7		
13.8	Pin Handling when not using the A/D Converter	
13.9	Notes on Power-on	34
13.10	0 Stabilization of Power Supply Voltage	34
13.1	1 SMC Power Supply Pins	34
13.12	2 Serial Communication	34
13.13	3 Mode Pin (MD)	34
14.	Electrical Characteristics	35
14.1	Absolute Maximum Ratings	35
14.2	Recommended Operating Conditions	37
14.3	DC Characteristics	38
14.4	AC Characteristics	45
14.5		
14.6	3	
14.7	Low Voltage Detection Function Characteristics	58
14.8		
15.	Example Characteristics	61
	Ordering Information	
17.	Package Dimension	65
	Major Changes	
Docu	ument History	73



1. Product Lineup

Features		CY96690	Remark
Product Type		Flash Memory Product	
Subclock		Subclock can be set by software	
Dual Operation Flash Memory	RAM	-	
64.5KB + 32KB	8KB	CY96F693R, CY96F693A	Product Options
128.5KB + 32KB	8KB	CY96F695R, CY96F695A	R: MCU with CAN
256.5KB + 32KB	16KB	CY96F696R	A: MCU without CAN
	•	LQFP-100	
Package		LQI100	
DMA		4ch	
USART		5ch	LIN-USART 0 to 2/4/5
with automatic LIN-He transmission/reception with 16 byte RX- and TX-FIFO		2ch	LIN-USART 0/1
l ² C		1ch	l ² C 0
8/10-bit A/D Converter		27ch	AN 2 to 4/6 to 8/10 to 12/ 14 to 31
with Data Buffer		No	
with Range Comparate	or	Yes	
with Scan Disable		Yes	
with ADC Pulse Detec	tion	Yes	
16-bit Reload Timer (RLT)	•	5ch	RLT 0 to 3/6
16-bit Free-Running Timer (FRT)		2ch	FRT 0/1
16-bit Input Capture Unit (ICU)		6ch (5 channels for LIN-USART)	ICU 0/1/4 to 7 (ICU 0/1/4 to 6 for LIN-USART)
16-bit Output Compare Unit (OCU)		4ch	OCU 0 to 3
8/16-bit Programmable Pulse Genera	ator (PPG)	10ch (16-bit) / 14ch (8-bit)	PPG 0 to 7/14/15
with Timing point capt		Yes	
with Start delay		Yes	
with Ramp		No	
CAN Interface		1ch	CAN 0 32 Message Buffers
Stepping Motor Controller (SMC)		4ch	SMC 0 to 2/4
External Interrupts (INT)		16ch	INT 0 to 15
Non-Maskable Interrupt (NMI)		1ch	
Sound Generator (SG)		2ch	SG 0/1
LCD Controller		4COM × 36SEG	COM 0 to 3 SEG 0 to 4/7/ 11 to 28/30/33/36 to 45
Real Time Clock (RTC)		1ch	
I/O Ports		75 (Dual clock mode) 77 (Single clock mode)	
Clock Calibration Unit (CAL)		1ch	
Clock Output Function		2ch	
Low Voltage Detection Function		Yes	Low voltage detection function can be disabled by software
Hardware Watchdog Timer		Yes	
		Yes	
On-chip RC-oscillator		169	

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.
 It is necessary to use the port relocate function of the general I/O port according to your function use.



4. Pin Description

Pin Name	Feature	Description
ADTG	ADC	A/D converter trigger input pin
ANn	ADC	A/D converter channel n input pin
AVcc	Supply	Analog circuits power supply pin
AVRH	ADC	A/D converter high reference voltage input pin
AVRL	ADC	A/D converter low reference voltage input pin
AVss	Supply	Analog circuits power supply pin
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock Output function	Clock Output function n output pin
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin
CKOTXn	Clock Output function	Clock Output function n inverted output pin
CKOTXn_R	Clock Output function	Relocated Clock Output function n inverted output pin
COMn	LCD	LCD Common driver pin
DEBUG I/F	OCD	On Chip Debugger input/output pin
DVcc	Supply	SMC pins power supply
DVss	Supply	SMC pins power supply
FRCKn	Free-Running Timer	Free-Running Timer n input pin
FRCKn_R	Free-Running Timer	Relocated Free-Running Timer n input pin
INn	ICU	Input Capture Unit n input pin
INn_R	ICU	Relocated Input Capture Unit n input pin
INTn	External Interrupt	External Interrupt n input pin
INTn_R	External Interrupt	Relocated External Interrupt n input pin
MD	Core	Input pin for specifying the operating mode
NMI	External Interrupt	Non-Maskable Interrupt input pin
OUTn	OCU	Output Compare Unit n waveform output pin
OUTn_R	OCU	Relocated Output Compare Unit n waveform output pin
Pnn_m	GPIO	General purpose I/O pin
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PWMn	SMC	SMC PWM high current output pin
RSTX	Core	Reset input pin
RXn	CAN	CAN interface n RX input pin
SCKn	USART	USART n serial clock input/output pin
SCKn_R	USART	Relocated USART n serial clock input/output pin
SCLn	l ² C	I ² C interface n clock I/O input/output pin
SDAn	l ² C	I ² C interface n serial data I/O input/output pin
SEGn	LCD	LCD Segment driver pin
SGAn	Sound Generator	Sound Generator amplitude output pin
SGAn_R	Sound Generator	Relocated Sound Generator amplitude output pin
SGOn	Sound Generator	Sound Generator sound/tone output pin





Pin Name	Feature	Description	
SGOn_R	Sound Generator	Relocated Sound Generator sound/tone output pin	
SINn	USART	USART n serial data input pin	
SINn_R	USART	Relocated USART n serial data input pin	
SOTn	USART	USART n serial data output pin	
SOTn_R	USART	Relocated USART n serial data output pin	
TINn	Reload Timer	Reload Timer n event input pin	
TOTn	Reload Timer	Reload Timer n output pin	
TTGn	PPG	Programmable Pulse Generator n trigger input pin	
TXn	CAN	CAN interface n TX output pin	
Vn	LCD	LCD voltage reference pin	
V _{cc}	Supply	Power supply pin	
Vss	Supply	Power supply pin	
WOT	RTC	Real Time clock output pin	
WOT_R	RTC	Relocated Real Time clock output pin	
X0	Clock	Oscillator input pin	
X0A	Clock	Subclock Oscillator input pin	
X1	Clock	Oscillator output pin	
X1A	Clock	Subclock Oscillator output pin	



Туре	Circuit	Remarks
R	Pull-up control	CMOS level output (programmable $I_{OL} = 4mA$, $I_{OH} = -4mA$ and $I_{OL} = 30mA$, $I_{OH} = -30mA$)
	P-ch P-ch P-ch Pout	 Automotive input with input shutdown function
	N-ch N-ch - Nout	 Programmable pull-up / pull-down resistor Analog input
	Pull-down control	
	Standby control	
	Analog input	
S	Pull-up control	 CMOS level output (programmable I_{OL} = 4mA, I_{OH} = -4mA and I_{OL} = 30mA, I_{OH} = -30mA)
	P-ch	CMOS hysteresis input with input shutdown function
		 Programmable pull-up / pull-down resistor
	N-ch N-ch N-ch Nout	Analog input
	Pull-down control	
	Standby control	
	Analog input	



10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

CY96690								
Pin Number	USART Number	Normal Function						
8		SIN0						
9	USART0	SOT0						
10		SCK0						
3		SIN1						
4	USART1	SOT1						
5		SCK1						
46		SIN2						
47	USART2	SOT2						
48		SCK2						
86		SIN4						
87	USART4	SOT4						
88		SCK4						



Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.






14. Electrical Characteristics

14.1 Absolute Maximum Ratings

_			R	ating			
Parameter	Symbol	Condition	Min	Max	Unit	Remarks	
Power supply voltage ^[1]	V _{cc}	-	V _{SS} - 0.3	V _{SS} + 6.0	V		
Analog power supply voltage ^[1]	AV _{CC}	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_{CC} = AV_{CC}^{[2]}$	
Analog reference voltage ⁽¹⁾	AVRH, AVRL	-	V _{SS} - 0.3	V _{SS} + 6.0	V	AV _{CC} ≥ AVRH, AV _{CC} ≥ AVRL, AVRH > AVRL, AVRL ≥ AV _{SS}	
SMC Power supply ^[1]	DV _{cc}	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_{CC} = AV_{CC} = DV_{CC}^{[2]}$	
LCD power supply voltage ^[1]	V0 to V3	-	V _{SS} - 0.3	V _{SS} + 6.0	V	V0 to V3 must not exceed V_{cc}	
Input voltage ^[1]	VI	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_{I} \le (D)V_{CC} + 0.3V^{[3]}$	
Output voltage ^[1]	Vo	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_0 \le (D)V_{CC} + 0.3V^{[3]}$	
Maximum Clamp Current	I _{CLAMP}	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins ^[4]	
Total Maximum Clamp Current	Σ I _{CLAMP}	-	-	25	mA	Applicable to general purpose I/O pins ^[4]	
	I _{OL}	-	-	15	mA	Normal port	
		T _A = -40°C	-	52	mA		
"L" level maximum output current		T _A = +25°C	-	39	mA	High current port	
	IOLSMC	T _A = +85°C	-	32	mA	nigh current port	
		T _A = +105°C	-	30	mA		
	I _{OLAV}	-	-	4	mA	Normal port	
		T _A = -40°C	-	40	mA		
"L" level average output current	1	T _A = +25°C	-	30	mA	High current port	
	I _{OLAVSMC}	T _A = +85°C	-	25	mA	riigh current port	
		T _A = +105°C	-	23	mA		
"L" level maximum	ΣI _{OL}	-	-	50	mA	Normal port	
overall output current	ΣI _{OLSMC}	-	-	260	mA	High current port	
"L" level average	ΣΙ _{ΟLAV}	-	-	25	mA	Normal port	
overall output current	ΣI _{OLAVSMC}	-	-	170	mA	High current port	



Sample recommended circuits:



[5]: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

Icc is the total core current consumption into Vcc as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

IA is the analog current consumption into AVcc.

[6]: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

WARNING:

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

14.2 Recommended Operating Conditions

Demonster	Value				l lucit	Dementer	
Parameter	Symbol	Min	Тур	Max	Unit	Remarks	
	V _{CC} ,	2.7	-	5.5	V		
Power supply voltage	AV _{CC} ,	2.0			V	Maintains RAM data in stop mode	
	DV _{cc}	2.0	-	5.5	v	Maintains RAM data in stop mode	
						1.0μF (Allowance within ± 50%)	
						3.9μF (Allowance within ± 20%)	
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at V_{CC} must use the one of a capacity value that is larger than C_s .	

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



14.3 DC Characteristics

14.3.1 Current Rating

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to 5.5V, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Farameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Reinarks	
			PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz Flash 0 wait	CLKB = CLKP1/2 = 32MHz	-	28	-	mA	T _A = +25°C
			(CLKRC and CLKSC stopped)	-	-	38	mA	T _A = +105°C	
	I _{CCMAIN}		Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz Flash 0 wait	-	3.5	-	mA	T _A = +25°C	
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	8	mA	T _A = +105°C	
Power supply current in Run modes ^[1]	I _{CCRCH}	Vcc	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz Flash 0 wait	-	1.8	-	mA	T _A = +25°C	
modes		(CLKMC, CLKPLL and CLKSC stopped)	-	-	6	mA	T _A = +105°C		
				RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz Flash 0 wait	-	0.16	-	mA	T _A = +25°C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	3.5	mA	T _A = +105°C	
	Іссѕив		Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz Flash 0 wait	-	0.1	-	mA	T _A = +25°C	
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	3.3	mA	T _A = +105°C	



Parameter	Symbol	Pin	Conditions	Value			Unit	Remarks
rarameter	Symbol	Name	Conditions	Min	Тур	Max	Onit	Remarks
Power supply current in Stop	I _{CCH}		-	-	20	60	μΑ	T _A = +25°C
mode ^[3]				-	-	880	μA	T _A = +105°C
Flash Power Down current	I _{CCFLASHPD}		-	-	36	70	μA	
Power supply current		Vcc		-	5	-	μA	T _A = +25°C
for active Low Voltage detector ^[4]			Low voltage detector enabled	-	-	12.5	μA	T _A = +105°C
Flash Write/	I _{CCFLASH}		-	-	12.5	-	mA	T _A = +25°C
Erase current ^[5]				-	-	20	mA	T _A = +105°C

[1]: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

[2]: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, ICCFLASHPD must be added to the Power supply current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32 kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

[3]: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, ICCFLASHPD must be added to the Power supply current.

[4]: When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.


[5]: When Flash Write / Erase program is executed, ICCFLASH must be added to Power supply current.




14.4.2 Sub Clock Input Characteristics


|--|


		0	Value						
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks	
			-	-	32.768	-	kHz	When using an oscillation circuit	
Input frequency	f _{CL}		X0A, X1A	-	-	-	100	kHz	When using an opposite phase external clock
		X0A	-	-	-	50	kHz	When using a single phase external clock	
Input clock cycle	t _{CYLL}	-	-	10	-	-	μs		
Input clock pulse width	-	-	P _{WH} /t _{CYLL} , P _{WL} /t _{CYLL}	30	-	70	%		
















14.8 Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter		O and the same	Value			11	Dementer	
		Conditions	Min	Тур	Max	Unit	Remarks	
	Large Sector	-	-	1.6	7.5	s		
Sector erase time	Small Sector	-	-	0.4	2.1	s	Includes write time prior to internal erase.	
	Security Sector	-	-	0.31	1.65	s		
Word (16-bit) write time		-	-	25	400	μs	Not including system-level overhead time.	
Chip erase time		-	-	8.31	40.05	S	Includes write time prior to internal erase.	

Note:

While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/ μ s to +0.004V/ μ s) after the external power falls below the detection voltage (V_{DLX})^[1].

Write/Erase cycles and data hold time

Write/Erase Cycles	Data Hold Time
(Cycle)	(Year)
1,000	20 [2]
10,000	10 [2]
100,000	5 [2]

[1]: See "14.7 Low Voltage Detection Function Characteristics".

[2]: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).




Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings		
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz		
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz		
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz		
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz		
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz		
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz		
·		Regulator in High Power Mode,		
		(CLKB is stopped in this mode)		
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz		
		Regulator in High Power Mode,		
		(CLKB is stopped in this mode)		
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz		
		Regulator in High Power Mode,		
		(CLKB is stopped in this mode)		
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz		
		Regulator in Low Power Mode,		
		(CLKB is stopped in this mode)		
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz		
		Regulator in Low Power Mode,		
		(CLKB is stopped in this mode)		
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz		
		(System clocks are stopped in this mode)		
		Regulator in High Power Mode,		
		FLASH in Power-down / reset mode		
	Main osc.	CLKMC = 4MHz		
		(System clocks are stopped in this mode)		
		Regulator in High Power Mode,		
		FLASH in Power-down / reset mode		
	RC clock fast	CLKMC = 2MHz		
		(System clocks are stopped in this mode)		
		Regulator in High Power Mode,		
		FLASH in Power-down / reset mode		
	RC clock slow	CLKMC = 100 kHz		
		(System clocks are stopped in this mode)		
		Regulator in Low Power Mode,		
		FLASH in Power-down / reset mode		
	Sub osc.	CLKMC = 32 kHz		
		(System clocks are stopped in this mode)		
		Regulator in Low Power Mode,		
		FLASH in Power-down / reset mode		
Stop mode	stopped	(All clocks are stopped in this mode)		
		Regulator in Low Power Mode,		
		FLASH in Power-down / reset mode		



17. Package Dimension



CVALDOL	DIMENSIONS			
SYMBOL	MIN.	NOM.	MAX.	
А			1.70	
A1	0.05		0.15	
b	0.15	-	0.27	
с	0.09		0.20	
D	10	6.00 BSC		
D1	14.00 BSC			
e	0.50 BSC			
Е	16.00 BSC			
E1	14.00 BSC)	
L	0.45	0.60	0.75	
L1	0.30	0.50	0.70	

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

- A DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUM SA-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOW ABLE PROTRUSION IS 0.25mm PRE SIDE.
- DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- 6 DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOW ER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ADIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08m m. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD /9 BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO

THE LOW EST POINT OF THE PACKAGE BOD Y.

002-11500 *A

PACKAGE OUTLINE, 100 LEAD LQFP 14.0X14.0X1.7 MM LQI100 REV*A



18. Major Changes

Spansion Publication Number: MB96F696-DS704-00011

Page	Section	Change Results
Revision 1	.0	
-	-	$PRELIMINARY \to Data\ sheet$
1	FEATURES	Changed the description of "System clock" Up to 16 MHz external clock for devices with fast clock input feature Up to 8 MHz external clock for devices with fast clock input feature
2		Changed the description of "Free-Running Timers" Signals an interrupt on overflow Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
2		Changed the description of "LCD Controller" On-chip drivers for internal divider resistors or external divider resistors Internal divider resistors or external divider resistors
3		Changed the description of "External Interrupts" Interrupt mask and pending bit per channel Interrupt mask bit per channel
3		Changed the description of "Built-in On Chip Debugger" - Event sequencer: 2 levels - Event sequencer: 2 levels + reset
6	PRODUCT LINEUP	Added the Product Changed the Remark of RLT RLT 0/1/2/3/6 Only RLT6 can be used as PPG clock source RLT 0 to 3/6 Changed number of the I/O Ports 77 (Dual clock mode)
		79 (Single clock mode) 75 (Dual clock mode) 77 (Single clock mode)
7	BLOCK DIAGRAM	Deleted the block of RLT6 from PPG block Changed the RLT block 4ch 0/1/2/3/6 5ch
9	PIN DESCRIPTION	Changed the Description of PPGn_B Programmable Pulse Generator n output (8bit) Programmable Pulse Generator n output (16bit/8bit)
13	PIN CIRCUIT TYPE	Changed the I/O circuit type of Pin no.96 P Q
14	■I/O CIRCUIT TYPE	Changed the figure of type B Changed the Remarks of type B (CMOS hysteresis input with input shutdown function, $I_{OL} = 4mA$, $I_{OH} = -4mA$, Programmable pull-up resister) (CMOS level output ($I_{OL} = 4mA$, $I_{OH} = -4mA$), Automotive input with input shutdown function and programmable pull-up resistor)
16	1	Changed the figure of type G
19	1	Added the Type Q
21		Changed the START addresses of Boot-ROM 0F:E000 _H 0F:C000 _H
23	■USER ROM MEMORY MAP FOR FLASH DEVICES	Changed the annotation Others (from DF:0200 _H to DF:1FFF _H) are all mirror area of SAS-512B.
25	■INTERRUPT VECTOR TABLE	Others (from DF:0200 _H to DF:1FFF _H) is mirror area of SAS-512B. Changed the Description of CALLV0 to CALLV7 Reserved CALLV instruction





Page	Section	Change Results
		Changed the Description of RESET Reserved Reset vector
		Changed the Description of INT9 Reserved INT9 instruction
		Changed the Description of EXCEPTION Reserved Undefined instruction execution
26		Changed the Vector name of Vector number 64 PPGRLT RLT6 Changed the Description of Vector number 64 Reload Timer 6 can be used as PPG clock source
29 to 32	HANDLING PRECAUTIONS	Reload Timer 6 Added a section
33	HANDLING DEVICES	Added the description to "3. External clock usage" (3) Opposite phase external clock
		Changed the description in "7. Turn on sequence of power supply to A/D converter and analog inputs" In this case, the voltage must not exceed AVRH or AV_{CC}
35		In this case, AVRH must not exceed AV _{cc} . Input voltage for ports shared with analog input ports also must not exceed AV _{cc} Changed the description in "11. SMC power supply pins"
35		To avoid this, V_{CC} must always be powered on before DV_{CC} . To avoid this, V_{CC} must always be powered on before DV_{CC} . DV_{CC}/DV_{SS} must be applied when using SMC I/O pin as GPIO.
	ELECTRICAL CHARACTERISTICS	Added the description "13. Mode Pin (MD)" Changed the Symbol of ""L" level average overall output
36	1. Absolute Maximum Ratings	current" $\Sigma I_{OLSMCAV} \Sigma I_{OLAVSMC}$ Changed the Symbol of ""H" level average overall output
		current" ΣΙ _{ΟΗSMCAV} ΣΙ _{ΟΗAVSMC}
		Changed the annotation *2 It is required that AV_{cc} does not exceed V_{cc} and that the voltage at the analog inputs does not exceed AV_{cc} when the power is switched on. It is required that AV_{cc} does not exceed V_{cc} , DV_{cc} and that the voltage at the analog inputs does not exceed AV_{cc} when the power is switched on.
		Changed the annotation *3 Input/Output voltages of standard ports depend on V_{CC} . Input/Output voltages of high current ports depend on DV_{CC} . Input/Output voltages of standard ports depend on V_{CC} .
37		Changed the annotation *4 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).
		Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
		Added the annotation *4 The DEBUG I/F pin has only a protective diode against V_{SS} . Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
38	2. Recommended Operating Conditions	Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode





Page	Section	Change Results
		Added Remarks to "PLL oscillation clock frequency"
		Added " PLL phase jitter" and the figure
	4. AC Characteristics(6) Reset Input	Added the figure for reset input time (t_{RSTL})
	4. AC Characteristics(8) USART Timing	Changed the condition $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A$ $= -40^{\circ}\text{C to} + 105^{\circ}\text{C})$
51		$(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A$ = - 40°C to + 105°C, C _L = 50pF) Changed the HARDWARE MANUAL "MB96690 series HARDWARE MANUAL"
52	_	"MB96600 series HARDWARE MANUAL" Changed the figure for "Internal shift clock mode"
52	4. AC Characteristics	Added parameter, "Noise filter" and an annotation *5 for it
54	(10) I ² C timing	Added t _{SP} to the figure
	5. A/D Converter	Added "Analog impedance"
55	(1) Electrical Characteristics for	Added "Variation between channels"
	the A/D Converter	Added the annotation
56	5. A/D Converter (2) Accuracy and Setting of the A/D Converter Sampling Time	Deleted the unit "[Min]" from approximation formula of Sampling time
	5. A/D Converter (3) Definition of A/D Converter Terms	Changed the Description and the figure "Linearity"
57		Changed the Description Linearity error: Deviation of the line between the zero-transition point (0b000000000 \leftarrow
		Nonlinearity error: Deviation of the actual conversion characteristics from a straight line that connects the zero transition point (0b000000000 $\leftarrow \rightarrow$ 0b000000001) to the full-scale transition point (0b1111111110 $\leftarrow \rightarrow$ 0b111111111).
		Added the Description "Zero transition voltage"
		"Full scale transition voltage"
	6. High Current Output Slew Rate	Changed the condition
		$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, DV_{CC} = 4.5V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C})$
59		$ (V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C}) $
		Changed the Symbol and figure $t_{\text{R2}}, t_{\text{F2}}, V_{\text{OL2}}$
		t _{R30} , t _{F30} , V _{OL30}
	7. Low Voltage Detection Function Characteristics	Added the Value of " Power supply voltage change rate" Max: +0.004 V/ μs
59		Added "Hysteresis width" (V _{HYS})
		Added "Stabilization time" (T _{LVDSTAB})
		Added "Detection delay time" (t _d)
		Deleted the Remarks
		Added the annotation *1, *2
59	7. Low Voltage Detection Function Characteristics	Added the figure for "Hysteresis width"
		Added the figure for "Stabilization time"