



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	77
Program Memory Size	160KB (160K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 27x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f695rbpmc-gse2

- Extended support for LIN-Protocol (with 16-byte FIFO for selected channels) to reduce interrupt load.

I²C

- Up to 400kbps
- Master and Slave functionality, 7-bit and 10-bit addressing

A/D Converter

- SAR-type
- 8/10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- Range Comparator Function
- Scan disable Function
- ADC Pulse Detection Function

Source Clock Timers

- Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

Hardware Watchdog Timer

- Hardware watchdog timer is active after reset
- Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

Reload Timers

- 16-bit wide
- Prescaler with $1/2^1, 1/2^2, 1/2^3, 1/2^4, 1/2^5, 1/2^6$ of peripheral clock frequency
- Event count function

Free-Running Timers

- Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- Prescaler with $1, 1/2^1, 1/2^2, 1/2^3, 1/2^4, 1/2^5, 1/2^6, 1/2^7, 1/2^8$ of peripheral clock frequency

Input Capture Units

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, Falling edge or Both (rising & falling) edges sensitive

Output Compare Units

- 16-bit wide
- Signals an interrupt when a match with Free-running Timer occurs
- A pair of compare registers can be used to generate an output signal

Programmable Pulse Generator

- 16-bit down counter, cycle and duty setting registers
- Can be used as 2 ×8-bit PPG
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows $1, 1/4, 1/16, 1/64$ of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- Can be triggered by software or reload timer
- Can trigger ADC conversion
- Timing point capture
- Start delay

Stepping Motor Controller

- Stepping Motor Controller with integrated high current output drivers
- Four high current outputs for each channel
- Two synchronized 8/10-bit PWMs per channel
- Internal prescaling for PWM clock: $1, 1/4, 1/5, 1/6, 1/8, 1/10, 1/12, 1/16$ of peripheral clock
- Dedicated power supply for high current output drivers

LCD Controller

- LCD controller with up to 4COM ×36SEG
- Internal or external voltage generation
- Duty cycle: Selectable from options: 1/2, 1/3 and 1/4
- Fixed 1/3 bias
- Programmable frame period
- Clock source selectable from four options (main clock, peripheral clock, subclock or RC oscillator clock)
- Internal divider resistors or external divider resistors
- On-chip data memory for display
- LCD display can be operated in Timer Mode
- Blank display: selectable
- All SEG, COM and V pins can be switched between general and specialized purposes

Sound Generator

- 8-bit PWM signal is mixed with tone frequency from 16-bit reload counter
- PWM clock by internal prescaler: $1, 1/2, 1/4, 1/8$ of peripheral clock


Real Time Clock

- Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day

Contents

Features.....	1
1. Product Lineup.....	5
2. Block Diagram.....	6
3. Pin Assignment.....	7
4. Pin Description.....	8
5. Pin Circuit Type.....	10
6. I/O Circuit Type.....	13
7. Memory Map	20
8. RAM Start Addresses.....	21
9. User ROM Memory Map for Flash Devices	22
10. Serial Programming Communication Interface	23
11. Interrupt Vector Table	24
12. Handling Precautions	28
12.1 Precautions for Product Design.....	28
12.2 Precautions for Package Mounting.....	29
12.3 Precautions for Use Environment.....	31
13. Handling Devices	32
13.1 Latch-Up Prevention.....	32
13.2 Unused Pins Handling.....	32
13.3 External Clock Usage.....	32
13.4 Notes on PLL Clock Mode Operation	33
13.5 Power Supply Pins (Vcc/Vss)	33
13.6 Crystal Oscillator and ceramic resonator Circuit.....	33
13.7 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs.....	33
13.8 Pin Handling when not using the A/D Converter	34
13.9 Notes on Power-on.....	34
13.10 Stabilization of Power Supply Voltage	34
13.11 SMC Power Supply Pins	34
13.12 Serial Communication	34
13.13 Mode Pin (MD)	34
14. Electrical Characteristics	35
14.1 Absolute Maximum Ratings	35
14.2 Recommended Operating Conditions.....	37
14.3 DC Characteristics	38
14.4 AC Characteristics.....	45
14.5 A/D Converter.....	54
14.6 High Current Output Slew Rate	58
14.7 Low Voltage Detection Function Characteristics	58
14.8 Flash Memory Write/Erase Characteristics	60
15. Example Characteristics.....	61
16. Ordering Information	64
17. Package Dimension	65
18. Major Changes	66
Document History.....	73


2. Block Diagram



Pin Name	Feature	Description
SGOn_R	Sound Generator	Relocated Sound Generator sound/tone output pin
SINn	USART	USART n serial data input pin
SINn_R	USART	Relocated USART n serial data input pin
SOTn	USART	USART n serial data output pin
SOTn_R	USART	Relocated USART n serial data output pin
TINn	Reload Timer	Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin
TTGn	PPG	Programmable Pulse Generator n trigger input pin
TXn	CAN	CAN interface n TX output pin
Vn	LCD	LCD voltage reference pin
V _{cc}	Supply	Power supply pin
V _{ss}	Supply	Power supply pin
WOT	RTC	Real Time clock output pin
WOT_R	RTC	Relocated Real Time clock output pin
X0	Clock	Oscillator input pin
X0A	Clock	Subclock Oscillator input pin
X1	Clock	Oscillator output pin
X1A	Clock	Subclock Oscillator output pin

Pin No.	I/O Circuit Type*	Pin Name
39	R	P08_7 / PWM2M1 / AN23 / PPG7_B
40	R	P09_0 / PWM1P2 / AN24
41	R	P09_1 / PWM1M2 / AN25
42	R	P09_2 / PWM2P2 / AN26
43	R	P09_3 / PWM2M2 / AN27
44	Supply	DV _{cc}
45	Supply	DV _{ss}
46	S	P10_0 / PWM1P4 / SIN2 / TIN3 / INT11 / AN28
47	R	P10_1 / PWM1M4 / SOT2 / TOT3 / AN29
48	S	P10_2 / PWM2P4 / SCK2 / PPG6 / AN30
49	R	P10_3 / PWM2M4 / PPG7 / AN31
50	Supply	V _{cc}
51	Supply	V _{ss}
52	O	DEBUG I/F
53	H	P17_0
54	C	MD
55	A	X0
56	A	X1
57	Supply	V _{ss}
58	B	P04_0 / X0A
59	B	P04_1 / X1A
60	C	RSTX
61	J	P11_0 / COM0
62	J	P11_1 / COM1 / PPG0_R
63	J	P11_2 / COM2 / PPG1_R
64	J	P11_3 / COM3 / PPG2_R
65	J	P11_4 / SEG0 / PPG3_R
66	J	P11_5 / SEG1 / PPG4_R
67	J	P11_6 / SEG2 / FRCK0_R
68	J	P11_7 / SEG3 / IN0_R
69	J	P12_0 / SEG4 / IN1_R
70	J	P12_3 / SEG7 / OUT2_R
71	J	P12_7 / SEG11 / INT1_R
72	J	P00_0 / SEG12 / INT3_R
73	J	P00_1 / SEG13 / INT4_R
74	J	P00_2 / SEG14 / INT5_R
75	Supply	V _{cc}
76	Supply	V _{ss}
77	J	P00_3 / SEG15 / INT6_R

7. Memory Map



*1: For details about USER ROM area, see "[User ROM Memory Map for Flash Devices](#)" on the following pages.

*2: For RAMSTART addresses, see the table on the next page.

*3: Unused GPR banks can be used as RAM area.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

8. RAM Start Addresses

Devices	Bank 0 RAM Size	RAMSTART0
CY96F693 CY96F695	8KB	00:6200 _H
CY96F696	16KB	00:4200 _H

9. User ROM Memory Map for Flash Devices

		CY96F693		CY96F695		CY96F696	
CPU mode address	Flash memory mode address	Flash size 64.5KB + 32KB		Flash size 128.5KB + 32KB		Flash size 256.5KB + 32KB	
FF:FFFF _H	3F:FFFF _H	SA39 - 64KB		SA39 - 64KB		SA39 - 64KB	
FF:0000 _H	3F:0000 _H			SA38 - 64KB		SA38 - 64KB	
FE:FFFF _H	3E:FFFF _H					SA37 - 64KB	
FE:0000 _H	3E:0000 _H					SA36 - 64KB	
FD:FFFF _H	3D:FFFF _H						
FD:0000 _H	3D:0000 _H						
FC:FFFF _H	3C:FFFF _H						
FC:0000 _H	3C:0000 _H						
FB:FFFF _H							
DF:A000 _H		Reserved		Reserved		Reserved	
DF:9FFF _H	1F:9FFF _H	SA4 - 8KB		SA4 - 8KB		SA4 - 8KB	
DF:8000 _H	1F:8000 _H						
DF:7FFF _H	1F:7FFF _H	SA3 - 8KB		SA3 - 8KB		SA3 - 8KB	
DF:6000 _H	1F:6000 _H						
DF:5FFF _H	1F:5FFF _H	SA2 - 8KB		SA2 - 8KB		SA2 - 8KB	
DF:4000 _H	1F:4000 _H						
DF:3FFF _H	1F:3FFF _H	SA1 - 8KB		SA1 - 8KB		SA1 - 8KB	
DF:2000 _H	1F:2000 _H						
DF:1FFF _H	1F:1FFF _H	SAS - 512B*		SAS - 512B*		SAS - 512B*	
DF:0000 _H	1F:0000 _H						
DE:FFFF _H		Reserved		Reserved		Reserved	
DE:0000 _H							

Bank A of Flash A
 Bank B of Flash A
 Bank A of Flash A

*: Physical address area of SAS-512B is from DF:0000_H to DF:01FF_H.

Others (from DF:0200_H to DF:1FFF_H) is mirror area of SAS-512B.

Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000_H -DF:01FF_H.

SAS cannot be used for E²PROM emulation.

10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

CY96690		
Pin Number	USART Number	Normal Function
8	USART0	SIN0
9		SOT0
10		SCK0
3	USART1	SIN1
4		SOT1
5		SCK1
46	USART2	SIN2
47		SOT2
48		SCK2
86	USART4	SIN4
87		SOT4
88		SCK4

13. Handling Devices

Special Care is Required for the following when Handling the Device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication
- Mode Pin (MD)

13.1 Latch-Up Prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.

13.2 Unused Pins Handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$.

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

13.3 External Clock Usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

13.3.1 Single Phase External Clock for Main Oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AVcc . Input voltage for ports shared with analog input ports also must not exceed AVcc (turning the analog and digital power supplies simultaneously on or off is acceptable).

13.8 Pin Handling when not using the A/D Converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as AVcc = Vcc , AVss = AVRH = AVRl = Vss.

13.9 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50 μ s from 0.2V to 2.7V.

13.10 Stabilization of Power Supply Voltage

If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may occur. The Vcc power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that Vcc ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard Vcc power supply voltage and the transient fluctuation rate becomes 0.1V/ μ s or less in instantaneous fluctuation for power supply switching.

13.11 SMC Power Supply Pins

All DVcc /DVss pins must be set to the same level as the Vcc /Vss pins.

Note that the SMC I/O pin state is undefined if DVcc is powered on and Vcc is below 3V. To avoid this, Vcc must always be powered on before DVcc.

DVcc/DVss must be applied when using SMC I/O pin as GPIO.

13.12 Serial Communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

13.13 Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.

14. Electrical Characteristics

14.1 Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating		Unit	Remarks
			Min	Max		
Power supply voltage ^[1]	V _{CC}	-	V _{SS} - 0.3	V _{SS} + 6.0	V	
Analog power supply voltage ^[1]	A V _{CC}	-	V _{SS} - 0.3	V _{SS} + 6.0	V	V _{CC} = A V _{CC} ^[2]
Analog reference voltage ^[1]	AVRH, AVRL	-	V _{SS} - 0.3	V _{SS} + 6.0	V	AV _{CC} ≥ AVRH, AV _{CC} ≥ AVRL, AVRH > AVRL, AVRL ≥ AV _{SS}
SMC Power supply ^[1]	DV _{CC}	-	V _{SS} - 0.3	V _{SS} + 6.0	V	V _{CC} = A V _{CC} = DV _{CC} ^[2]
LCD power supply voltage ^[1]	V ₀ to V ₃	-	V _{SS} - 0.3	V _{SS} + 6.0	V	V ₀ to V ₃ must not exceed V _{CC}
Input voltage ^[1]	V _I	-	V _{SS} - 0.3	V _{SS} + 6.0	V	V _I ≤ (D)V _{CC} + 0.3V ^[3]
Output voltage ^[1]	V _O	-	V _{SS} - 0.3	V _{SS} + 6.0	V	V _O ≤ (D)V _{CC} + 0.3V ^[3]
Maximum Clamp Current	I _{CLAMP}	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins ^[4]
Total Maximum Clamp Current	Σ I _{CLAMP}	-	-	25	mA	Applicable to general purpose I/O pins ^[4]
"L" level maximum output current	I _{OL}	-	-	15	mA	Normal port
	I _{OLSMC}	T _A = -40°C	-	52	mA	High current port
		T _A = +25°C	-	39	mA	
		T _A = +85°C	-	32	mA	
		T _A = +105°C	-	30	mA	
"L" level average output current	I _{OLAV}	-	-	4	mA	Normal port
	I _{OLAVSMC}	T _A = -40°C	-	40	mA	High current port
		T _A = +25°C	-	30	mA	
		T _A = +85°C	-	25	mA	
		T _A = +105°C	-	23	mA	
"L" level maximum overall output current	ΣI _{OL}	-	-	50	mA	Normal port
"L" level average overall output current	ΣI _{OLSMC}	-	-	260	mA	High current port
"L" level average overall output current	ΣI _{OLAV}	-	-	25	mA	Normal port
"L" level average overall output current	ΣI _{OLAVSMC}	-	-	170	mA	High current port

Parameters	Symbol	Pin Name	Conditions	Value			Unit	Remarks		
				Min	Typ	Max				
"H" level output voltage	V _{OH4}	4mA type	4.5V ≤ (D)V _{CC} ≤ 5.5V I _{OH} = -4mA	(D)V _{CC} - 0.5	-	(D)V _{CC}	V	$T_A = -40^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C}$ $T_A = +85^{\circ}\text{C}$ $T_A = +105^{\circ}\text{C}$		
			2.7V ≤ (D)V _{CC} < 4.5V I _{OH} = -1.5mA							
	V _{OH30}	High Drive type*	4.5V ≤ DV _{CC} ≤ 5.5V I _{OH} = -52mA	DV _{CC} - 0.5	-	DV _{CC}				
			2.7V ≤ DV _{CC} < 4.5V I _{OH} = -18mA							
			4.5V ≤ DV _{CC} ≤ 5.5V I _{OH} = -39mA							
			2.7V ≤ DV _{CC} < 4.5V I _{OH} = -16mA							
			4.5V ≤ DV _{CC} ≤ 5.5V I _{OH} = -32mA							
			2.7V ≤ DV _{CC} < 4.5V I _{OH} = -14.5mA							
			4.5V ≤ DV _{CC} ≤ 5.5V I _{OH} = -30mA							
			2.7V ≤ DV _{CC} < 4.5V I _{OH} = -14mA							
	V _{OH3}	3mA type	4.5V ≤ V _{CC} ≤ 5.5V I _{OH} = -3mA	V _{CC} - 0.5	-	V _{CC}	V			
			2.7V ≤ V _{CC} < 4.5V I _{OH} = -1.5mA							


Parameters	Symbol	Pin Name	Conditions	Value			Unit	Remarks		
				Min	Typ	Max				
"L" level output voltage	V _{OL4}	4mA type	4.5V ≤ (D)V _{CC} ≤ 5.5V I _{OL} = +4mA	-	-	0.4	V	$T_A = -40^{\circ}\text{C}$ $T_A = +25^{\circ}\text{C}$ $T_A = +85^{\circ}\text{C}$ $T_A = +105^{\circ}\text{C}$		
			2.7V ≤ (D)V _{CC} < 4.5V I _{OL} = +1.7mA							
	V _{OL30}	High Drive type*	4.5V ≤ DV _{CC} ≤ 5.5V I _{OL} = +52mA	-	-	0.5				
			2.7V ≤ DV _{CC} < 4.5V I _{OL} = +22mA							
			4.5V ≤ DV _{CC} ≤ 5.5V I _{OL} = +39mA							
			2.7V ≤ DV _{CC} < 4.5V I _{OL} = +18mA							
			4.5V ≤ DV _{CC} ≤ 5.5V I _{OL} = +32mA							
			2.7V ≤ DV _{CC} < 4.5V I _{OL} = +14mA							
			4.5V ≤ DV _{CC} ≤ 5.5V I _{OL} = +30mA							
			2.7V ≤ DV _{CC} < 4.5V I _{OL} = +13.5mA							
	V _{OL3}	3mA type	2.7V ≤ V _{CC} < 5.5V I _{OL} = +3mA	-	-	0.4	V			
	V _{OLD}	DEBUG I/F	V _{CC} = 2.7V I _{OL} = +25mA	0	-	0.25	V			
Input leak current	I _{IL}	Pnn_m	V _{SS} < V _I < V _{CC} AV _{SS} , AVR _L < V _I < AV _{CC} , AVR _H	-1	-	+1	µA	Single port pin except high current output I/O for SMC		
		P08_m, P09_m, P10_m	DV _{SS} < V _I < DV _{CC} AV _{SS} , AVR _L < V _I < AV _{CC} , AVR _H	-3	-	+3	µA			
Total LCD leak current	$\Sigma I_{LCD} $	All SEG/ COM pin	V _{CC} = 5.0V	-	0.5	10	µA	Maximum leakage current of all LCD pins		
Internal LCD divide resistance	R _{LCD}	Between V3 and V2, V2 and V1, V1 and V0	V _{CC} = 5.0V	6.25	12.5	25	kΩ			

14.4.5 Operating Conditions of PLL

($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^\circ C$ to $+105^\circ C$)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time	t_{LOCK}	1	-	4	ms	For CLKMC = 4MHz
PLL input clock frequency	f_{PLLI}	4	-	8	MHz	
PLL oscillation clock frequency	f_{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL phase jitter	t_{PSKEW}	-5	-	+5	ns	For CLKMC (PLL input clock) \geq 4MHz


Deviation time from the ideal clock is assured per cycle out of 20,000 cycles.



14.4.6 Reset Input

($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^\circ C$ to $+105^\circ C$)


Parameter	Symbol	Pin Name	Value		Unit
			Min	Max	
Reset input time	t_{RSTL}	RSTX	10	-	μs
Rejection of reset input time			1	-	μs




14.4.7 Power-on Reset Timing

($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

Parameter	Symbol	Pin Name	Value			Unit
			Min	Typ	Max	
Power on rise time	t_R	V_{CC}	0.05	-	30	ms
Power off time	t_{OFF}	V_{CC}	1	-	-	ms



If the power supply is changed too rapidly, a power-on reset may occur. We recommend a smooth startup by restraining voltages when changing the power supply voltage during operation, as shown in the figure below.



14.5 A/D Converter

14.5.1 Electrical Characteristics for the A/D Converter

($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^\circ C$ to $+105^\circ C$)

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	10	bit	
Total error	-	-	-3.0	-	+3.0	LSB	
Nonlinearity error	-	-	-2.5	-	+2.5	LSB	
Differential Nonlinearity error	-	-	-1.9	-	+1.9	LSB	
Zero transition voltage	V_{OT}	AN_n	Typ - 20	AVRL + 0.5LSB	Typ + 20	mV	
Full scale transition voltage	V_{FST}	AN_n	Typ - 20	AVRH - 1.5LSB	Typ + 20	mV	
Compare time*	-	-	1.0	-	5.0	µs	$4.5V \leq AV_{CC} \leq 5.5V$
			2.2	-	8.0	µs	$2.7V \leq AV_{CC} < 4.5V$
Sampling time*	-	-	0.5	-	-	µs	$4.5V \leq AV_{CC} \leq 5.5V$
			1.2	-	-	µs	$2.7V \leq AV_{CC} < 4.5V$
Power supply current	I_A	AV_{CC}	-	2.0	3.1	mA	A/D Converter active
	I_{AH}		-	-	3.3	µA	A/D Converter not operated
Reference power supply current (between AVRH and AVRL)	I_R	AVRH	-	520	810	µA	A/D Converter active
	I_{RH}		-	-	1.0	µA	A/D Converter not operated
Analog input capacity	C_{VIN}	AN2 to 4, 6 to 8, 10 to 12, 14, 15	-	-	16.0	pF	Normal outputs
		AN16 to 31	-	-	17.8	pF	High current outputs
Analog impedance	R_{VIN}	AN_n	-	-	2050	Ω	$4.5V \leq AV_{CC} \leq 5.5V$
			-	-	3600	Ω	$2.7V \leq AV_{CC} < 4.5V$
Analog port input current (during conversion)	I_{AIN}	AN2 to 4, 6 to 8, 10 to 12, 14, 15	-0.3	-	+0.3	µA	$AV_{SS}, AVRL < V_{AIN} < AV_{CC}, AVRH$
		AN16 to 31	-3.0	-	+3.0	µA	
Analog input voltage	V_{AIN}	AN_n	AVRL	-	AVRH	V	
Reference voltage range	-	AVRH	AV_{CC} -0.1	-	AV_{CC}	V	
	-	AVRL	AV_{SS}	-	$AV_{SS} + 0.1$	V	
Variation between channels	-	AN_n	-	-	4.0	LSB	

*: Time for each channel.

14.8 Flash Memory Write/Erase Characteristics

($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	Large Sector	-	-	1.6	7.5	s
	Small Sector	-	-	0.4	2.1	s
	Security Sector	-	-	0.31	1.65	s
Word (16-bit) write time	-	-	25	400	μs	Not including system-level overhead time.
Chip erase time	-	-	8.31	40.05	s	Includes write time prior to internal erase.

Note:

While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/μs to +0.004V/μs) after the external power falls below the detection voltage (V_{DLX})^[1].

Write/Erase cycles and data hold time

Write/Erase Cycles (Cycle)	Data Hold Time (Year)
1,000	20 ^[2]
10,000	10 ^[2]
100,000	5 ^[2]

[1]: See "14.7 Low Voltage Detection Function Characteristics".

[2]: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at $+85^{\circ}C$).

Page	Section	Change Results
61	8. Flash Memory Write/Erase Characteristics	Changed the Value of "Sector erase time" Added "Security Sector" to "Sector erase time" Changed the Parameter "Half word (16 bit) write time" "Word (16-bit) write time" Changed the Value of "Chip erase time" Changed the Remarks of "Sector erase time" Excludes write time prior to internal erase Includes write time prior to internal erase Added the Note and annotation *1 Deleted "(targeted value)" from title "Write/Erase cycles and data hold time"
62 to 63	■ EXAMPLE CHARACTERISTICS	Added a section
65	■ ORDERING INFORMATION	Changed part number MCU with CAN controller MB96F696RAPMC-GSE1* → MB96F696RBPMC-GSE1 MB96F696RAPMC-GSE2* → MB96F696RBPMC-GSE2 Added part number MCU with CAN controller MB96F693RBPMC-GSE1 MB96F693RBPMC-GSE2 MB96F695RBPMC-GSE1 MB96F695RBPMC-GSE2 MCU without CAN controller MB96F693ABPMC-GSE1 MB96F693ABPMC-GSE2 MB96F695ABPMC-GSE1 MB96F695ABPMC-GSE2
Revision 1.1		
-	-	Company name and layout design change

NOTE: Please see "Document History" about later revised information.

Page	Section	Change Results
Rev.*B		
-	Marketing Part Numbers changed from an MB prefix to a CY prefix.	
7, 9, 66,67	1. Product Lineup 3. Pin Assignment 16. Ordering Information 17. Package Dimension	Package description modified to JEDEC description. FPT-100P-M20 → LQI100

Document History

Document Title: CY96690 Series F²MC-16FX 16-Bit Proprietary Microcontroller

Document Number: 002-04717

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	TORS	01/31/2014	Migrated to Cypress and assigned document number 002-04717. No change to document contents or format.
*A	5148388	TORS	09/22/2016	Updated to Cypress template
*B	6006770	MIYH	12/28/2017	Revised the following items: Marketing Part Numbers changed from an MB prefix to a CY prefix. 1. Product Lineup 3. Pin Assignment 16. Ordering Information 17. Package Dimension For details, please see 18. Major Changes.