





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	77
Program Memory Size	288KB (288K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 27x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f696rbpmc-gse2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



■ Internal clock divider and prescaler provide exact 1s clock

External Interrupts

- Edge or Level sensitive
- Interrupt mask bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

Non Maskable Interrupt

- Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- Once enabled, cannot be disabled other than by reset
- High or Low level sensitive
- Pin shared with external interrupt 0

I/O Ports

- Most of the external pins can be used as general purpose I/O
- All push-pull outputs(except when used as I²C SDA/SCL line)
- Bit-wise programmable as input/output or peripheral signal
- Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- Bit-wise programmable pull-up resistor

Built-in On Chip Debugger (OCD)

- One-wire debug tool interface
- Break function:
 - □ Hardware break: 6 points (shared with code event)
 - □ Software break: 4096 points
- Event function
 - □ Code event: 6 points (shared with hardware break)
 - □ Data event: 6 points
- □ Event sequencer: 2 levels + reset
- Execution time measurement function
- Trace function: 42 branches
- Security function


Flash Memory

- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- Supports automatic programming, Embedded Algorithm
- Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the automatic algorithm
- Erase can be performed on each sector individually
- Sector protection
- Flash Security feature to protect the content of the Flash
- Low voltage detection during Flash erase or write



Pin No.	I/O Circuit Type*	Pin Name
39	R	P08_7 / PWM2M1 / AN23 / PPG7_B
40	R	P09_0 / PWM1P2 / AN24
41	R	P09_1 / PWM1M2 / AN25
42	R	P09_2 / PWM2P2 / AN26
43	R	P09_3 / PWM2M2 / AN27
44	Supply	DV_{cc}
45	Supply	DV_{ss}
46	S	P10_0 / PWM1P4 / SIN2 / TIN3 / INT11 / AN28
47	R	P10_1 / PWM1M4 / SOT2 / TOT3 / AN29
48	S	P10_2 / PWM2P4 / SCK2 / PPG6 / AN30
49	R	P10_3 / PWM2M4 / PPG7 / AN31
50	Supply	Vcc
51	Supply	V_{ss}
52	0	DEBUG I/F
53	Н	P17_0
54	С	MD
55	A	X0
56	A	X1
57	Supply	V_{ss}
58	В	P04_0 / X0A
59	В	P04_1 / X1A
60	С	RSTX
61	J	P11_0 / COM0
62	J	P11_1 / COM1 / PPG0_R
63	J	P11_2 / COM2 / PPG1_R
64	J	P11_3 / COM3 / PPG2_R
65	J	P11_4 / SEG0 / PPG3_R
66	J	P11_5 / SEG1 / PPG4_R
67	J	P11_6 / SEG2 / FRCK0_R
68	J	P11_7 / SEG3 / IN0_R
69	J	P12_0 / SEG4 / IN1_R
70	J	P12_3 / SEG7 / OUT2_R
71	J	P12_7 / SEG11 / INT1_R
72	J	P00_0 / SEG12 / INT3_R
73	J	P00_1 / SEG13 / INT4_R
74	J	P00_2 / SEG14 / INT5_R
75	Supply	V _{cc}
76	Supply	V_{ss}
77	J	P00_3 / SEG15 / INT6_R








Туре	Circuit	Remarks
I	Pull-up control	■ CMOS level output (I _{OL} = 4mA, I _{OH} = -4mA) ■ CMOS hysteresis input with input
	P-ch P-ch Pout	shutdown function Programmable pull-up resistor Analog input
	N-ch Nout	
	Standby control for input shutdown	
	Analog input	
J	Pull-up control	■ CMOS level output (I _{OL} = 4mA, I _{OH} = -4mA) ■ Automotive input with input
	P-ch P-ch Pout	shutdown function Programmable pull-up resistor SEG or COM output
	N-ch Nout	
	Standby control Automotive input for input shutdown	
	SEG or COM output	
К	Pull-up control	■ CMOS level output (I _{OL} = 4mA, I _{OH} = -4mA) ■ Automotive input with input
	P-ch P-ch Pout	shutdown function Programmable pull-up resistor Analog input
	N-ch Nout	
	Standby control for input shutdown	
	Analog input	







9. User ROM Memory Map for Flash Devices

		CY96F693	CY96F695	CY96F696	
CPU mode address	Flash memory mode address	Flash size 64.5KB + 32KB	Flash size 128.5KB + 32KB	Flash size 256.5KB + 32KB	
FF:FFFF _H FF:0000 _H	3F:FFFF _H 3F:0000 _H	SA39 - 64KB	SA39 - 64KB	SA39 - 64KB	
FE:FFFF _H FE:0000 _H	3E:FFFF _н 3E:0000 _н		SA38 - 64KB	SA38 - 64KB	Bank A of Flash A
FD:FFFF _H FD:0000 _H	3D:FFFF _н 3D:0000 _н			SA37 - 64KB	Dalik A UI Flasii /
FC:FFFF _H FC:0000 _H	3C:FFFF _н 3C:0000 _н			SA36 - 64KB	
DF:A000 _H	1F:9FFF₌	Reserved	Reserved	Reserved	
DF:8000 _H	1F:8000 _H	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	
DF:7FFF _H DF:6000 _H	1F:7FFF _н 1F:6000 _н	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	Bank B of Flash A
DF:5FFF _H DF:4000 _H	1F:5FFF _н 1F:4000 _н	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	Saint D of Fidoli F
DF:3FFF _H DF:2000 _H	1F:3FFF _H 1F:2000 _H	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	
DF:1FFF _H DF:0000 _H	1F:1FFF _H 1F:0000 _H	SAS - 512B*	SAS - 512B*	SAS - 512B*	Bank A of Flash
DE:FFFF _H DE:0000 _H		Reserved	Reserved	Reserved	

^{*:} Physical address area of SAS-512B is from DF:0000_H to DF:01FF_H.

Others (from DF:0200_H to DF:1FFF_H) is mirror area of SAS-512B.

Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000_H -DF:01FF_H.

SAS cannot be used for E²PROM emulation.



11. Interrupt Vector Table

Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
0	3FC _H	CALLV0	No	-	CALLV instruction
1	3F8 _H	CALLV1	No	-	CALLV instruction
2	3F4 _H	CALLV2	No	-	CALLV instruction
3	3F0 _H	CALLV3	No	-	CALLV instruction
4	3EC _H	CALLV4	No	-	CALLV instruction
5	3E8 _H	CALLV5	No	-	CALLV instruction
6	3E4 _H	CALLV6	No	-	CALLV instruction
7	3E0 _H	CALLV7	No	-	CALLV instruction
8	3DC _H	RESET	No	-	Reset vector
9	3D8 _H	INT9	No	-	INT9 instruction
10	3D4 _H	EXCEPTION	No	-	Undefined instruction execution
11	3D0 _H	NMI	No	-	Non-Maskable Interrupt
12	3CC _H	DLY	No	12	Delayed Interrupt
13	3С8н	RC_TIMER	No	13	RC Clock Timer
14	3C4 _H	MC_TIMER	No	14	Main Clock Timer
15	3C0 _H	SC_TIMER	No	15	Sub Clock Timer
16	3ВС _н	LVDI	No	16	Low Voltage Detector
17	3B8 _H	EXTINT0	Yes	17	External Interrupt 0
18	3B4 _H	EXTINT1	Yes	18	External Interrupt 1
19	3B0 _H	EXTINT2	Yes	19	External Interrupt 2
20	3AC _H	EXTINT3	Yes	20	External Interrupt 3
21	3A8 _H	EXTINT4	Yes	21	External Interrupt 4
22	3A4 _H	EXTINT5	Yes	22	External Interrupt 5
23	3A0 _H	EXTINT6	Yes	23	External Interrupt 6
24	39C _H	EXTINT7	Yes	24	External Interrupt 7
25	398 _H	EXTINT8	Yes	25	External Interrupt 8
26	394 _H	EXTINT9	Yes	26	External Interrupt 9
27	390н	EXTINT10	Yes	27	External Interrupt 10
28	38C _H	EXTINT11	Yes	28	External Interrupt 11
29	388 _H	EXTINT12	Yes	29	External Interrupt 12
30	384 _H	EXTINT13	Yes	30	External Interrupt 13
31	380 _H	EXTINT14	Yes	31	External Interrupt 14
32	37C _H	EXTINT15	Yes	32	External Interrupt 15
33	378 _H	CAN0	No	33	CAN Controller 0
34	374 _H	-	-	34	Reserved
35	370 _H	-	-	35	Reserved
36	36C _H	-	-	36	Reserved
37	368 _H	-	-	37	Reserved
38	364 _H	PPG0	Yes	38	Programmable Pulse Generator 0
39	360 _H	PPG1	Yes	39	Programmable Pulse Generator 1



13. Handling Devices

Special Care is Required for the following when Handling the Device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication
- Mode Pin (MD)

13.1 Latch-Up Prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage.

13.2 Unused Pins Handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent

damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$.

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

13.3 External Clock Usage


The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

13.3.1 Single Phase External Clock for Main Oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.






13.3.2 Single Phase External Clock for Sub Oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04_0 pin must be driven. X1A/P04_1 pin can be configured as GPIO.

13.3.3 Opposite Phase External Clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



13.4 Notes on PLL Clock Mode Operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

13.5 Power Supply Pins (Vcc/Vss)

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at Vcc pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about $0.1\mu F$ between Vcc and Vss pins as close as possible to Vcc and Vss pins.

13.6 Crystal Oscillator and ceramic resonator Circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

13.7 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs

It is required to turn the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (Vcc) on.



14. Electrical Characteristics

14.1 Absolute Maximum Ratings

_			R	ating		
Parameter	Symbol	Condition	Min	Max	Unit	Remarks
Power supply voltage ^[1]	V _{CC}	-	V _{SS} - 0.3	V _{SS} + 6.0	V	
Analog power supply voltage ^[1]	AV _{CC}	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_{CC} = AV_{CC}^{[2]}$
Analog reference voltage ^[1]	AVRH, AVRL	-	V _{SS} - 0.3	V _{SS} + 6.0	V	AV _{CC} ≥ AVRH, AV _{CC} ≥ AVRL, AVRH > AVRL, AVRL ≥ AV _{SS}
SMC Power supply ^[1]	DV _{cc}	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_{CC} = AV_{CC} = DV_{CC}^{[2]}$
LCD power supply voltage ^[1]	V0 to V3	-	V _{SS} - 0.3	V _{SS} + 6.0	V	V0 to V3 must not exceed V _{CC}
Input voltage[1]	Vı	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_1 \le (D)V_{CC} + 0.3V^{[3]}$
Output voltage ^[1]	Vo	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_0 \le (D)V_{CC} + 0.3V^{[3]}$
Maximum Clamp Current	I _{CLAMP}	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins [4]
Total Maximum Clamp Current	Σ I _{CLAMP}	-	-	25	mA	Applicable to general purpose I/O pins [4]
	I _{OL}	-	-	15	mA	Normal port
		T _A = -40°C	-	52	mA	
"L" level maximum output current		T _A = +25°C	-	39	mA	High current port
	I _{OLSMC}	T _A = +85°C	-	32	mA	High current port
		T _A = +105°C	-	30	mA	
	I _{OLAV}	-	-	4	mA	Normal port
		T _A = -40°C	-	40	mA	
"L" level average output current	1	T _A = +25°C	-	30	mA	High current port
	I _{OLAVSMC}	T _A = +85°C	-	25	mA	riigir current port
		T _A = +105°C	-	23	mA	
"L" level maximum	ΣI _{OL}	-	-	50	mA	Normal port
overall output current	ΣI _{OLSMC}	-	-	260	mA	High current port
"L" level average	ΣI _{OLAV}	-	-	25	mA	Normal port
overall output current	ΣI _{OLAVSMC}	-	-	170	mA	High current port



B	0	Symbol Pin Name	0		Value		1114	D
Parameters Symbol	Symbol		Conditions	Min	Тур	Max	Unit	Remarks
	V _{OH4}	4mA type	$4.5V \le (D)V_{CC} \le 5.5V$ $I_{OH} = -4mA$ $2.7V \le (D)V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	- (D)V _{cc} - 0.5	-	(D)V _{cc}	V	
"H" level output voltage	V _{OH30}	High Drive type	$\begin{array}{l} 4.5 \text{V} \leq \text{DV}_{\text{CC}} \leq 5.5 \text{V} \\ I_{\text{OH}} = -52 \text{mA} \\ \\ 2.7 \text{V} \leq \text{DV}_{\text{CC}} < 4.5 \text{V} \\ I_{\text{OH}} = -18 \text{mA} \\ \\ 4.5 \text{V} \leq \text{DV}_{\text{CC}} \leq 5.5 \text{V} \\ I_{\text{OH}} = -39 \text{mA} \\ \\ 2.7 \text{V} \leq \text{DV}_{\text{CC}} < 4.5 \text{V} \\ I_{\text{OH}} = -16 \text{mA} \\ \\ 4.5 \text{V} \leq \text{DV}_{\text{CC}} \leq 5.5 \text{V} \\ I_{\text{OH}} = -32 \text{mA} \\ \\ 2.7 \text{V} \leq \text{DV}_{\text{CC}} < 4.5 \text{V} \\ I_{\text{OH}} = -14.5 \text{mA} \\ \\ 4.5 \text{V} \leq \text{DV}_{\text{CC}} \leq 5.5 \text{V} \\ I_{\text{OH}} = -30 \text{mA} \\ \\ 2.7 \text{V} \leq \text{DV}_{\text{CC}} \leq 4.5 \text{V} \\ I_{\text{OH}} = -30 \text{mA} \\ \\ 2.7 \text{V} \leq \text{DV}_{\text{CC}} < 4.5 \text{V} \\ \\ \end{array}$	DV _{cc} - 0.5	-	DV _{cc}	V	$T_A = -40^{\circ}C$ $T_A = +25^{\circ}C$ $T_A = +85^{\circ}C$ $T_A = +105^{\circ}C$
	V _{онз}	3mA type	$I_{OH} = -14 \text{mA}$ $4.5 \text{V} \le \text{V}_{CC} \le 5.5 \text{V}$ $I_{OH} = -3 \text{mA}$ $2.7 \text{V} \le \text{V}_{CC} < 4.5 \text{V}$ $I_{OH} = -1.5 \text{mA}$	- V _{CC} - 0.5	-	Vcc	V	




14.4 AC Characteristics

14.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_{A} = -40^{\circ}C \text{ to } + 105^{\circ}C)$

		Pin		Value			Remarks	
Parameter	Symbol	Name	Min	Тур	Max	Unit		
			4	-	8	MHz	When using a crystal oscillator, PLL off	
Input frequency	f _C	X0, X1	-	i	8	MHz	When using an opposite phase external clock, PLL off	
			4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on	
Input frequency	f _{FCI} X0	f _{FCI} X0	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off	
Input frequency			4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on	
Input clock cycle	t _{CYLH}	-	125	-	_	ns		
Input clock pulse width	P _{WH} , P _{WL}	-	55	-	-	ns		







14.4.2 Sub Clock Input Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

B	Our distance			Value			D	
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
			-	ı	32.768	ı	kHz	When using an oscillation circuit
Input frequency	f _{CL}	X0A, X1A	-	ı	-	100	kHz	When using an opposite phase external clock
		XOA	-	ı	1	50	kHz	When using a single phase external clock
Input clock cycle	t _{CYLL}	-	-	10	-	-	μs	
Input clock pulse width	-	-	P _{WH} /t _{CYLL} , P _{WL} /t _{CYLL}	30	-	70	%	








14.4.5 Operating Conditions of PLL

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$


B	O mark at	Value			1116	D
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time	t _{LOCK}	1	-	4	ms	For CLKMC = 4MHz
PLL input clock frequency	f _{PLLI}	4	-	8	MHz	
PLL oscillation clock frequency	f _{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL phase jitter	t _{PSKEW}	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz




14.4.6 Reset Input


 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol Pin Name —		Valu	Unit		
Farameter	Symbol	Pili Naille	Min	Max	Offic	
Reset input time		RSTX	10	=	μs	
Rejection of reset input time	TRSTL	KSIX	1	-	μs	












14.4.10 PC Timing

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter.	0	0 1111	Typic	cal Mode	High-Spe	ed Mode ^[4]	1114		
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit		
SCL clock frequency	f _{SCL}		0	100	0	400	kHz		
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}		4.0	-	0.6	-	μs		
SCL clock "L" width	t _{LOW}		4.7	-	1.3	-	μs		
SCL clock "H" width	t _{HIGH}		4.0	=	0.6	-	μs		
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t _{SUSTA}	$C_L = 50pF$,	4.7	-	0.6	-	μs		
Data hold time	+	$R = (Vp/I_{OL})^{[1]}$	0	3.45 ^[2]	0	0.9[3]			
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}		0	3.43	0	0.9	μs		
Data setup time			250		100		20		
SDA↓↑→SCL↑	t _{SUDAT}	LSUDAT	SUDAT		250	-	100	-	ns
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t _{SUSTO}		4.0	-	0.6	-	μs		
Bus free time between "STOP condition" and "START condition"	t _{BUS}		4.7	-	1.3	-	μs		
Pulse width of spikes which will be suppressed by input noise filter	t _{SP}	-	0	(1-1.5) ×t _{CLKP1} ^[5]	0	(1-1.5) ×t _{CLKP1} ^[5]	ns		

- [1]: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.
- [2]: The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.
- [3]: A high-speed mode I^2C bus device can be used on a standard mode I^2C bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250 ns$ ".
- [4]: For use at over 100 kHz, set the peripheral clock1 (CLKP1) to at least 6 MHz.
- [5]: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time.





14.8 Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter		Conditions	Value				D
			Min	Тур	Max	Unit	Remarks
Sector erase time	Large Sector	-	-	1.6	7.5	s	Includes write time prior to internal erase.
	Small Sector	-	-	0.4	2.1	s	
	Security Sector	-	-	0.31	1.65	s	
Word (16-bit) write time		-	-	25	400	μs	Not including system-level overhead time.
Chip erase time		-	-	8.31	40.05	s	Includes write time prior to internal erase.

Note:

While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage $(-0.004V/\mu s to +0.004V/\mu s)$ after the external power falls below the detection voltage $(V_{DLX})^{[1]}$.

Write/Erase cycles and data hold time

Write/Erase Cycles (Cycle)	Data Hold Time (Year)
1,000	20 [2]
10,000	10 ^[2]
100,000	5 [2]

[1]: See "14.7 Low Voltage Detection Function Characteristics".

[2]: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).


Document Number: 002-04717 Rev. *B Page 60 of 74




15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.


■ CY96F696








■ CY96F696







Page	Section	Change Results				
		Added Remarks to "PLL oscillation clock frequency"				
		Added " PLL phase jitter" and the figure				
	AC Characteristics (6) Reset Input	Added the figure for reset input time (t _{RSTL})				
	4. AC Characteristics	Changed the condition				
	(8) USART Timing	$(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A$ = - 40°C to + 105°C)				
		$(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A$				
51		= - 40°C to + 105°C, C _L = 50pF)				
		Changed the HARDWARE MANUAL				
		"MB96690 series HARDWARE MANUAL" "MB96600 series HARDWARE MANUAL"				
52		Changed the figure for "Internal shift clock mode"				
- - - - - - - - - -	4. AC Characteristics	Added parameter, "Noise filter" and an annotation *5 for it				
54	(10) I ² C timing	Added t _{SP} to the figure				
55	5. A/D Converter (1) Electrical Characteristics for	Added "Analog impedance"				
	the A/D Converter	Added "Variation between channels"				
	5. A/D Converter	Added the annotation Deleted the unit "[Min]" from approximation formula of Sampling				
56	(2) Accuracy and Setting of the A/D Converter	time				
	Sampling Time	Observed the Description and the figure				
	5. A/D Converter (3) Definition of A/D Converter Terms	Changed the Description and the figure "Linearity" → "Nonlinearity"				
		"Differential linearity error"				
		"Differential nonlinearity error"				
		Changed the Description Linearity error:				
		Deviation of the line between the zero-transition point				
57		(0b0000000000←→0b000000001) and the full-scale transition point (0b1111111110←→0b1111111111) from the actual				
		conversion characteristics.				
		Nonlinearity error:				
		Deviation of the actual conversion characteristics from a straight line that connects the zero transition point				
		$(0b0000000000 \longleftrightarrow 0b0000000001)$ to the full-scale transition				
		point (0b1111111110 ←→ 0b111111111).				
		Added the Description "Zero transition voltage"				
		"Full scale transition voltage"				
	6. High Current Output Slew Rate	Changed the condition				
59		$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, DV_{CC} = 4.5V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$				
		$(V_{CC}=AV_{CC}=DV_{CC}=2.7V\ to\ 5.5V,\ V_{SS}=AV_{SS}=DV_{SS}=0V,\ T_A$ = -40°C to +105°C)				
		Changed the Symbol and figure t_{R2} , t_{F2} , V_{OL2}				
		t _{R30} , t _{F30} , V _{OL30}				
59	7. Low Voltage Detection Function Characteristics	Added the Value of " Power supply voltage change rate" Max: +0.004 V/ μ s				
		Added "Hysteresis width" (V _{HYS})				
		Added "Stabilization time" (T _{LVDSTAB})				
		Added "Detection delay time" (t _d)				
		Deleted the Remarks				
		Added the annotation *1, *2				
	7. Low Voltage Detection Function	Added the figure for "Hysteresis width"				
59	Characteristics	Added the figure for "Stabilization time"				
	1	<u> </u>				