

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	AVR
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	51
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atuc256l3u-z3ut

- One Master/Slave Serial Peripheral Interface (SPI) with Chip Select Signals
 - Up to 15 SPI Slaves can be Addressed
- Two Master and Two Slave Two-wire Interfaces (TWI), 400kbit/s I²C-compatible
- One 8-channel Analog-to-digital Converter (ADC) with up to 12 Bits Resolution
 - Internal Temperature Sensor
- Eight Analog Comparators (AC) with Optional Window Detection
- Capacitive Touch (CAT) Module
 - Hardware-assisted Atmel® AVR® QTouch® and Atmel® AVR® QMatrix Touch Acquisition
 - Supports QTouch and QMatrix Capture from Capacitive Touch Sensors
- QTouch Library Support
 - Capacitive Touch Buttons, Sliders, and Wheels
 - QTouch and QMatrix Acquisition
- Audio Bitstream DAC (ABDACB) Suitable for Stereo Audio
- Inter-IC Sound (IISC) Controller
 - Compliant with Inter-IC Sound (I2S) Specification
- On-chip Non-intrusive Debug System
 - Nexus Class 2+, Runtime Control, Non-intrusive Data and Program Trace
 - aWire Single-pin Programming Trace and Debug Interface, Muxed with Reset Pin
 - NanoTrace Provides Trace Capabilities through JTAG or aWire Interface
- 64-pin TQFP/QFN (51 GPIO Pins), 48-pin TQFP/QFN/TLLGA (36 GPIO Pins)
- Six High-drive I/O Pins (64-pin Packages), Four High-drive I/O Pins (48-pin Packages)
- Single 1.62-3.6V Power Supply

1. Description

The Atmel® AVR® ATUC64/128/256L3/4U is a complete system-on-chip microcontroller based on the AVR32 UC RISC processor running at frequencies up to 50MHz. AVR32 UC is a high-performance 32-bit RISC microprocessor core, designed for cost-sensitive embedded applications, with particular emphasis on low power consumption, high code density, and high performance.

The processor implements a Memory Protection Unit (MPU) and a fast and flexible interrupt controller for supporting modern and real-time operating systems. The Secure Access Unit (SAU) is used together with the MPU to provide the required security and integrity.

Higher computation capability is achieved using a rich set of DSP instructions.

The ATUC64/128/256L3/4U embeds state-of-the-art picoPower technology for ultra-low power consumption. Combined power control techniques are used to bring active current consumption down to 174µA/MHz, and leakage down to 220nA while still retaining a bank of backup registers. The device allows a wide range of trade-offs between functionality and power consumption, giving the user the ability to reach the lowest possible power consumption with the feature set required for the application.

The Peripheral Direct Memory Access (DMA) controller enables data transfers between peripherals and memories without processor involvement. The Peripheral DMA controller drastically reduces processing overhead when transferring continuous and large data streams.

The ATUC64/128/256L3/4U incorporates on-chip Flash and SRAM memories for secure and fast access. The FlashVault technology allows secure libraries to be programmed into the device. The secure libraries can be executed while the CPU is in Secure State, but not read by non-secure software in the device. The device can thus be shipped to end customers, who will be able to program their own code into the device to access the secure libraries, but without risk of compromising the proprietary secure code.

The External Interrupt Controller (EIC) allows pins to be configured as external interrupts. Each external interrupt has its own interrupt request and can be individually masked.

The Peripheral Event System allows peripherals to receive, react to, and send peripheral events without CPU intervention. Asynchronous interrupts allow advanced peripheral operation in low power sleep modes.

The Power Manager (PM) improves design flexibility and security. The Power Manager supports SleepWalking functionality, by which a module can be selectively activated based on peripheral events, even in sleep modes where the module clock is stopped. Power monitoring is supported by on-chip Power-on Reset (POR), Brown-out Detector (BOD), and Supply Monitor (SM). The device features several oscillators, such as Phase Locked Loop (PLL), Digital Frequency Locked Loop (DFLL), Oscillator 0 (OSC0), and system RC oscillator (RCSYS). Either of these oscillators can be used as source for the system clock. The DFLL is a programmable internal oscillator from 20 to 150MHz. It can be tuned to a high accuracy if an accurate reference clock is running, e.g. the 32KHz crystal oscillator.

The Watchdog Timer (WDT) will reset the device unless it is periodically serviced by the software. This allows the device to recover from a condition that has caused the system to be unstable.

The Asynchronous Timer (AST) combined with the 32KHz crystal oscillator supports powerful real-time clock capabilities, with a maximum timeout of up to 136 years. The AST can operate in counter or calendar mode.

ATUC64/128/256L3/4U

The Frequency Meter (FREQM) allows accurate measuring of a clock frequency by comparing it to a known reference clock.

The Full-speed USB 2.0 device interface (USBC) supports several USB classes at the same time, thanks to the rich end-point configuration.

The device includes six identical 16-bit Timer/Counter (TC) channels. Each channel can be independently programmed to perform frequency measurement, event counting, interval measurement, pulse generation, delay timing, and pulse width modulation.

The Pulse Width Modulation controller (PWMA) provides 12-bit PWM channels which can be synchronized and controlled from a common timer. 36 PWM channels are available, enabling applications that require multiple PWM outputs, such as LCD backlight control. The PWM channels can operate independently, with duty cycles set individually, or in interlinked mode, with multiple channels changed at the same time.

The ATUC64/128/256L3/4U also features many communication interfaces, like USART, SPI, and TWI, for communication intensive applications. The USART supports different communication modes, like SPI Mode and LIN Mode.

A general purpose 8-channel ADC is provided, as well as eight analog comparators (AC). The ADC can operate in 10-bit mode at full speed or in enhanced mode at reduced speed, offering up to 12-bit resolution. The ADC also provides an internal temperature sensor input channel. The analog comparators can be paired to detect when the sensing voltage is within or outside the defined reference window.

The Capacitive Touch (CAT) module senses touch on external capacitive touch sensors, using the QTouch technology. Capacitive touch sensors use no external mechanical components, unlike normal push buttons, and therefore demand less maintenance in the user application. The CAT module allows up to 17 touch sensors, or up to 16 by 8 matrix sensors to be interfaced. All touch sensors can be configured to operate autonomously without software interaction, allowing wakeup from sleep modes when activated.

Atmel offers the QTouch library for embedding capacitive touch buttons, sliders, and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys as well as Adjacent Key Suppression® (AKS®) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop, and debug your own touch applications.

The Audio Bitstream DAC (ABDACB) converts a 16-bit sample value to a digital bitstream with an average value proportional to the sample value. Two channels are supported, making the ABDAC particularly suitable for stereo audio.

The Inter-IC Sound Controller (IISC) provides a 5-bit wide, bidirectional, synchronous, digital audio link with external audio devices. The controller is compliant with the Inter-IC Sound (I2S) bus specification.

The ATUC64/128/256L3/4U integrates a class 2+ Nexus 2.0 On-chip Debug (OCD) System, with non-intrusive real-time trace and full-speed read/write memory access, in addition to basic runtime control. The NanoTrace interface enables trace feature for aWire- or JTAG-based debuggers. The single-pin aWire interface allows all features available through the JTAG interface to be accessed through the RESET pin, allowing the JTAG pins to be used for GPIO or peripherals.

Peripheral Multiplexing on I/O lines

3.1.1 Multiplexed Signals

Each GPIO line can be assigned to one of the peripheral functions. The following table describes the peripheral signals multiplexed to the GPIO lines.

 Table 3-1.
 GPIO Controller Function Multiplexing

			G						GPIO F	unction			
48- pin	64- pin	Pin Name	PI O	Supply	Pad Type	Α	В	С	D	Е	F	G	Н
11	15	PA00	0	VDDIO	Normal I/O	USART0- TXD	USART1- RTS	SPI- NPCS[2]		PWMA- PWMA[0]		SCIF- GCLK[0]	CAT- CSA[2]
14	18	PA01	1	VDDIO	Normal I/O	USART0- RXD	USART1- CTS	SPI- NPCS[3]	USART1- CLK	PWMA- PWMA[1]	ACIFB- ACAP[0]	TWIMS0- TWALM	CAT- CSA[1]
13	17	PA02	2	VDDIO	High- drive I/O	USART0- RTS	ADCIFB- TRIGGER	USART2- TXD	TC0-A0	PWMA- PWMA[2]	ACIFB- ACBP[0]	USARTO- CLK	CAT- CSA[3]
4	6	PA03	3	VDDIO	Normal I/O	USART0- CTS	SPI- NPCS[1]	USART2- TXD	TC0-B0	PWMA- PWMA[3]	ACIFB- ACBN[3]	USART0- CLK	CAT- CSB[3]
28	38	PA04	4	VDDIO	Normal I/O	SPI-MISO	TWIMS0- TWCK	USART1- RXD	TC0-B1	PWMA- PWMA[4]	ACIFB- ACBP[1]		CAT- CSA[7]
12	16	PA05	5	VDDIO	Normal I/O (TWI)	SPI-MOSI	TWIMS1- TWCK	USART1- TXD	TC0-A1	PWMA- PWMA[5]	ACIFB- ACBN[0]	TWIMS0- TWD	CAT- CSB[7]
10	14	PA06	6	VDDIO	High- drive I/O, 5V tolerant	SPI-SCK	USART2- TXD	USART1- CLK	TC0-B0	PWMA- PWMA[6]	EIC- EXTINT[2]	SCIF- GCLK[1]	CAT- CSB[1]
	19	PA07	7	VDDIO	Normal I/O (TWI)	SPI- NPCS[0]	USART2- RXD	TWIMS1- TWALM	TWIMS0- TWCK	PWMA- PWMA[7]	ACIFB- ACAN[0]	EIC- NMI (EXTINT[0])	CAT- CSB[2]
3	3	PA08	8	VDDIO	High- drive I/O	USART1- TXD	SPI- NPCS[2]	TC0-A2	ADCIFB- ADP[0]	PWMA- PWMA[8]			CAT- CSA[4]
2	2	PA09	9	VDDIO	High- drive I/O	USART1- RXD	SPI- NPCS[3]	TC0-B2	ADCIFB- ADP[1]	PWMA- PWMA[9]	SCIF- GCLK[2]	EIC- EXTINT[1]	CAT- CSB[4]
46	62	PA10	10	VDDIO	Normal I/O	TWIMS0- TWD		TC0-A0		PWMA- PWMA[10]	ACIFB- ACAP[1]	SCIF- GCLK[2]	CAT- CSA[5]
27	35	PA11	11	VDDIN	Normal I/O					PWMA- PWMA[11]			
47	63	PA12	12	VDDIO	Normal I/O		USART2- CLK	TC0-CLK1	CAT-SMP	PWMA- PWMA[12]	ACIFB- ACAN[1]	SCIF- GCLK[3]	CAT- CSB[5]
26	34	PA13	13	VDDIN	Normal I/O	GLOC- OUT[0]	GLOC- IN[7]	TC0-A0	SCIF- GCLK[2]	PWMA- PWMA[13]	CAT-SMP	EIC- EXTINT[2]	CAT- CSA[0]
36	48	PA14	14	VDDIO	Normal I/O	ADCIFB- AD[0]	TC0-CLK2	USART2- RTS	CAT-SMP	PWMA- PWMA[14]		SCIF- GCLK[4]	CAT- CSA[6]
37	49	PA15	15	VDDIO	Normal I/O	ADCIFB- AD[1]	TC0-CLK1		GLOC- IN[6]	PWMA- PWMA[15]	CAT- SYNC	EIC- EXTINT[3]	CAT- CSB[6]
38	50	PA16	16	VDDIO	Normal I/O	ADCIFB- AD[2]	TC0-CLK0		GLOC- IN[5]	PWMA- PWMA[16]	ACIFB- ACREFN	EIC- EXTINT[4]	CAT- CSA[8]

Table 3-1. GPIO Controller Function Multiplexing

57	PB15	47	VDDIO	High- drive I/O	ABDACB- CLK	IISC- IMCK	SPI-SCK	TC0-CLK2	PWMA- PWMA[8]		SCIF- GCLK[3]	CAT- CSB[4]
58	PB16	48	VDDIO	Normal I/O	ABDACB- DAC[0]	IISC-ISCK	USART0- TXD		PWMA- PWMA[9]		SCIF- GCLK[2]	CAT- CSA[5]
59	PB17	49	VDDIO	Normal I/O	ABDACB- DAC[1]	IISC-IWS	USART0- RXD		PWMA- PWMA[10]			CAT- CSB[5]
60	PB18	50	VDDIO	Normal I/O	ABDACB- DACN[0]	IISC-ISDI	USART0- RTS		PWMA- PWMA[12]			CAT- CSA[0]
4	PB19	51	VDDIO	Normal I/O	ABDACB- DACN[1]	IISC-ISDO	USART0- CTS		PWMA- PWMA[20]		EIC- EXTINT[1]	CAT- CSA[12]
5	PB20	52	VDDIO	Normal I/O	TWIMS1- TWD	USART2- RXD	SPI- NPCS[1]	TC0-A0	PWMA- PWMA[21]	USART1- RTS	USART1- CLK	CAT- CSA[14]
40	PB21	53	VDDIO	Normal I/O	TWIMS1- TWCK	USART2- TXD	SPI- NPCS[2]	TC0-B0	PWMA- PWMA[28]	USART1- CTS	USART1- CLK	CAT- CSB[14]
41	PB22	54	VDDIO	Normal I/O	TWIMS1- TWALM		SPI- NPCS[3]	TC0-CLK0	PWMA- PWMA[27]	ADCIFB- TRIGGER	SCIF- GCLK[0]	CAT- CSA[8]
54	PB23	55	VDDIO	Normal I/O	SPI-MISO	USART2- RTS	USART2- CLK	TC0-A2	PWMA- PWMA[0]	CAT-SMP	SCIF- GCLK[6]	CAT- CSA[4]
55	PB24	56	VDDIO	Normal I/O	SPI-MOSI	USART2- CTS	USART2- CLK	TC0-B2	PWMA- PWMA[1]	ADCIFB- ADP[1]	SCIF- GCLK[7]	CAT- CSA[2]
61	PB25	57	VDDIO	Normal I/O	SPI- NPCS[0]	USART1- RXD		TC0-A1	PWMA- PWMA[2]	SCIF- GCLK_IN[2]	SCIF- GCLK[8]	CAT- CSA[3]
21	PB26	58	VDDIO	Normal I/O	SPI-SCK	USART1- TXD		TC0-B1	PWMA- PWMA[3]	ADCIFB- ADP[0]	SCIF- GCLK[9]	CAT- CSB[3]
24	PB27	59	VDDIN	Normal I/O		USART1- RXD		TC0-CLK1	PWMA- PWMA[4]	ADCIFB- ADP[1]	EIC- NMI (EXTINT[0])	CAT- CSA[9]

3.2 See Section 3.3 for a description of the various peripheral signals.

Refer to "Electrical Characteristics" on page 991 for a description of the electrical properties of the pin types used.

3.2.1 TWI, 5V Tolerant, and SMBUS Pins

Some normal I/O pins offer TWI, 5V tolerance, and SMBUS features. These features are only available when either of the TWI functions or the PWMAOD function in the PWMA are selected for these pins.

Refer to the "Electrical Characteristics" on page 991 for a description of the electrical properties of the TWI, 5V tolerance, and SMBUS pins.

3.2.2 Peripheral Functions

Each GPIO line can be assigned to one of several peripheral functions. The following table describes how the various peripheral functions are selected. The last listed function has priority in case multiple functions are enabled on the same pin.

Table 3-2. Peripheral Functions

Function	Description
GPIO Controller Function multiplexing	GPIO and GPIO peripheral selection A to H
Nexus OCD AUX port connections	OCD trace system
aWire DATAOUT	aWire output in two-pin mode
JTAG port connections	JTAG debug port
Oscillators	OSC0, OSC32

3.2.3 JTAG Port Connections

If the JTAG is enabled, the JTAG will take control over a number of pins, irrespectively of the I/O Controller configuration.

Table 3-3. JTAG Pinout

48-pin	64-pin	Pin name	JTAG pin
11	15	PA00	TCK
14	18	PA01	TMS
13	17	PA02	TDO
4	6	PA03	TDI

3.2.4 Nexus OCD AUX Port Connections

If the OCD trace system is enabled, the trace system will take control over a number of pins, irrespectively of the I/O Controller configuration. Two different OCD trace pin mappings are possible, depending on the configuration of the OCD AXS register. For details, see the AVR32 UC Technical Reference Manual.

Table 3-4. Nexus OCD AUX Port Connections

Pin	AXS=1	AXS=0
EVTI_N	PA05	PB08
MDO[5]	PA10	PB00
MDO[4]	PA18	PB04
MDO[3]	PA17	PB05
MDO[2]	PA16	PB03
MDO[1]	PA15	PB02
MDO[0]	PA14	PB09

Table 3-4. Nexus OCD AUX Port Connections

Pin	AXS=1	AXS=0
EVTO_N	PA04	PA04
мско	PA06	PB01
MSEO[1]	PA07	PB11
MSEO[0]	PA11	PB12

3.2.5 Oscillator Pinout

The oscillators are not mapped to the normal GPIO functions and their muxings are controlled by registers in the System Control Interface (SCIF). Please refer to the SCIF chapter for more information about this.

Table 3-5. Oscillator Pinout

48-pin	64-pin	Pin Name	Oscillator Pin
3	3	PA08	XIN0
46	62	PA10	XIN32
26	34	PA13	XIN32_2
2	2	PA09	XOUT0
47	63	PA12	XOUT32
25	33	PA20	XOUT32_2

3.2.6 Other Functions

The functions listed in Table 3-6 are not mapped to the normal GPIO functions. The aWire DATA pin will only be active after the aWire is enabled. The aWire DATAOUT pin will only be active after the aWire is enabled and the 2_PIN_MODE command has been sent. The WAKE_N pin is always enabled. Please refer to Section 6.1.4.2 on page 45 for constraints on the WAKE_N pin.

Table 3-6. Other Functions

48-pin	64-pin	Pin Name	Function
27	35	PA11	WAKE_N
22	30	RESET_N	aWire DATA
11	15	PA00	aWire DATAOUT

3.3 Signal Descriptions

The following table gives details on signal name classified by peripheral.

Table 3-7.Signal Descriptions List

Signal Name	Function	Туре	Active Level	Comments					
	Audio Bitstream DAC - ABDACB								
CLK	D/A Clock out	Output							
DAC1 - DAC0	D/A Bitstream out	Output							
DACN1 - DACN0	D/A Inverted bitstream out	Output							
	Analog Comparator	Interface - ACIF	В						
ACAN3 - ACAN0	Negative inputs for comparators "A"	Analog							
ACAP3 - ACAP0	Positive inputs for comparators "A"	Analog							
ACBN3 - ACBN0	Negative inputs for comparators "B"	Analog							
ACBP3 - ACBP0	Positive inputs for comparators "B"	Analog							
ACREFN	Common negative reference	Analog							
	ADC Interface	e - ADCIFB		•					
AD8 - AD0	Analog Signal	Analog							
ADP1 - ADP0	Drive Pin for resistive touch screen	Output							
TRIGGER	External trigger	Input							
	aWire -	- AW							
DATA	aWire data	I/O							
DATAOUT	aWire data output for 2-pin mode	I/O							
	Capacitive Touch	Module - CAT							
CSA16 - CSA0	Capacitive Sense A	I/O							
CSB16 - CSB0	Capacitive Sense B	I/O							
DIS	Discharge current control	Analog							
SMP	SMP signal	Output							
SYNC	Synchronize signal	Input							
VDIVEN	Voltage divider enable	Output							
	External Interrupt	Controller - EIC							
NMI (EXTINTO)	Non-Maskable Interrupt	Input							
EXTINT5 - EXTINT1	External interrupt	Input							
	Glue Logic Cont	troller - GLOC							
IN7 - IN0	Inputs to lookup tables	Input							
OUT1 - OUT0	Outputs from lookup tables	Output							
	Inter-IC Sound (I2S)	Controller - IIS	C						

3.4.5 TWI Pins PA05/PA07/PA17

When these pins are used for TWI, the pins are open-drain outputs with slew-rate limitation and inputs with spike filtering. When used as GPIO pins or used for other peripherals, the pins have the same characteristics as other GPIO pins.

After reset a TWI function is selected on these pins instead of the GPIO. Please refer to the GPIO Module Configuration chapter for details.

3.4.6 GPIO Pins

All the I/O lines integrate a pull-up resistor. Programming of this pull-up resistor is performed independently for each I/O line through the GPIO Controllers. After reset, I/O lines default as inputs with pull-up resistors disabled, except PA00 which has the pull-up resistor enabled. PA20 selects SCIF-RC32OUT (GPIO Function F) as default enabled after reset.

3.4.7 High-drive Pins

The six pins PA02, PA06, PA08, PA09, PB01, and PB15 have high-drive output capabilities. Refer to Section 34. on page 991 for electrical characteristics.

3.4.8 USB Pins PB13/PB14

When these pins are used for USB, the pins are behaving according to the USB specification. When used as GPIO pins or used for other peripherals, the pins have the same behaviour as other normal I/O pins, but the characteristics are different. Refer to Section 34. on page 991 for electrical characteristics.

To be able to use the USB I/O the VDDIN power supply must be 3.3V nominal.

3.4.9 RC32OUT Pin

3.4.9.1 Clock output at startup

After power-up, the clock generated by the 32kHz RC oscillator (RC32K) will be output on PA20, even when the device is still reset by the Power-On Reset Circuitry. This clock can be used by the system to start other devices or to clock a switching regulator to rise the power supply voltage up to an acceptable value.

The clock will be available on PA20, but will be disabled if one of the following conditions are true:

- PA20 is configured to use a GPIO function other than F (SCIF-RC32OUT)
- PA20 is configured as a General Purpose Input/Output (GPIO)
- The bit FRC32 in the Power Manager PPCR register is written to zero (refer to the Power Manager chapter)

The maximum amplitude of the clock signal will be defined by VDDIN.

Once the RC32K output on PA20 is disabled it can never be enabled again.

3.4.9.2 XOUT32 2 function

PA20 selects RC32OUT as default enabled after reset. This function is not automatically disabled when the user enables the XOUT32_2 function on PA20. This disturbs the oscillator and may result in the wrong frequency. To avoid this, RC32OUT must be disabled when XOUT32_2 is enabled.

4. Mechanical Characteristics

4.1 Thermal Considerations

4.1.1 Thermal Data

Table 4-1 summarizes the thermal resistance data depending on the package.

Table 4-1. Thermal Resistance Data

Symbol	Parameter	Condition	Package	Тур	Unit
θ_{JA}	Junction-to-ambient thermal resistance	Still Air	TQFP48	54.4	°C/M
$\theta_{\sf JC}$	Junction-to-case thermal resistance		TQFP48	15.7	°C/W
θ_{JA}	Junction-to-ambient thermal resistance	Still Air	QFN48	26.0	00/11
$\theta_{\sf JC}$	Junction-to-case thermal resistance		QFN48	1.6	°C/W
θ_{JA}	Junction-to-ambient thermal resistance	Still Air	TLLGA48	25.4	00/14/
$\theta_{\sf JC}$	Junction-to-case thermal resistance		TLLGA48	12.7	°C/W
θ_{JA}	Junction-to-ambient thermal resistance	Still Air	TQFP64	52.9	00/11
$\theta_{\sf JC}$	Junction-to-case thermal resistance		TQFP64	15.5	°C/W
θ_{JA}	Junction-to-ambient thermal resistance	Still Air	QFN64	22.9	00/11
$\theta_{\sf JC}$	Junction-to-case thermal resistance		QFN64	1.6	°C/W

4.1.2 Junction Temperature

The average chip-junction temperature, T_J, in °C can be obtained from the following:

1.
$$T_J = T_A + (P_D \times \theta_{JA})$$

2.
$$T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$$

where:


- θ_{JA} = package thermal resistance, Junction-to-ambient (°C/W), provided in Table 4-1.
- θ_{JC} = package thermal resistance, Junction-to-case thermal resistance (°C/W), provided in Table 4-1.
- $\theta_{HEAT\ SINK}$ = cooling device thermal resistance (°C/W), provided in the device datasheet.
- P_D = device power consumption (W) estimated from data provided in Section 34.4 on page 992.
- T_A = ambient temperature (°C).


From the first equation, the user can derive the estimated lifetime of the chip and decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chip-junction temperature T_J in °C.

4.2 **Package Drawings**

Figure 4-1. TQFP-48 Package Drawing

DRAWINGS NOT SCALED





DETAIL VIEW

COMMON DIMENSIONS

(Unit of Measure - mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_		1.20	
A1	0.05		0.15	
A2	0.95		1.05	
С	0.09		0.20	
D/E	9	9.00 BS	-	
D1/E1	7	7.00 BSC		
L	0.45		0.75	
b	0.17		0.27	
e	(0.50 BS0		

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-026, Variation ABC.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side.
Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
3. Lead coplananty is 0.10mm maximum.

10/04/2011

Table 4-2. Device and Package Maximum Weight

140	mg

Table 4-3. Package Characteristics


Moisture Sensitivity Level	MSL3
----------------------------	------

Table 4-4. Package Reference

JEDEC Drawing Reference	MS-026		
JESD97 Classification	E3		

Figure 4-2. QFN-48 Package Drawing

DRAWINGS NOT SCALED



Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-220, Variation VKKD-4, for proper dimensions, tolerances, datums, etc.
2. Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.

If the terminal has the optical radius on the other end of the terminal, the dimension should not be measured in that radius area.


07/27/2011


The exposed pad is not connected to anything internally, but should be soldered to ground to increase board level reliability. Note:

Table 4-5. Device and Package Maximum Weight

	3	3	
140		mg	
Table 4-6.	Package Characteristics		
Moisture Sensitivity Level		MSL3	
Table 4-7.	Package Reference		
JEDEC Drawing Reference		M0-220	
JESD97 Classification		E3	


Figure 4-4. TQFP-64 Package Drawing





COMMON DIMENSIONS IN MM

SYMBOL	Min Max		NOTES
Α		1. 20	
A1	0. 95	1. 05	
С	0. 09	0. 20	
D	12. 0		
D1	10. 0	O BSC	
E	12. 0		
E1	10. 0	O BSC	
J	0. 05	0. 15	
L	0. 45 0. 75		
e	0. 5		
f	0. 17 0. 27		



04/07/2010

Table 4-11. Device and Package Maximum Weight

ı		
	300	ma
		···9

 Table 4-12.
 Package Characteristics

Moisture Sensitivity Level	MSL3

 Table 4-13.
 Package Reference

JEDEC Drawing Reference	MS-026			
JESD97 Classification	E3			

5. Ordering Information

 Table 5-1.
 Ordering Information

Device	Ordering Code	Carrier Type	Package	Package Type	Temperature Operating Range	
	ATUC256L3U-AUTES	ES			N/A	
	ATUC256L3U-AUT	Tray	TQFP 64		Industrial (4000 to 0500)	
ATUCOFOLOU	ATUC256L3U-AUR	Tape & Reel		JESD97 Classification E3 QFN 64	Industrial (-40°C to 85°C)	
ATUC256L3U	ATUC256L3U-Z3UTES	ES			N/A	
	ATUC256L3U-Z3UT	Tray	QFN 64		Industrial (-40°C to 85°C)	
	ATUC256L3U-Z3UR	Tape & Reel				
	ATUC128L3U-AUT	Tray	TOED 04			
ATUC1001 011	ATUC128L3U-AUR	Tape & Reel	TQFP 64	JESD97 Classification E3 Industri	Industrial (-40°C to 85°C)	
ATUC128L3U	ATUC128L3U-Z3UT	Tray	051104			
	ATUC128L3U-Z3UR	Tape & Reel	QFN 64			
	ATUC64L3U-AUT	Tray	TOED 04			
ATU 00 41 011	ATUC64L3U-AUR Tape & Reel	TQFP 64	JEODOZ OLifiti E0			
ATUC64L3U	ATUC64L3U-Z3UT	Tray		JESD97 Classification E3	Industrial (-40°C to 85°C)	
	ATUC64L3U-Z3UR	Tape & Reel	QFN 64			

eral bus clock, where n is the ratio of the PB clock frequency to the GCLK_CAT frequency. This results in premature loss of charge from the sense capacitors and thus increased variability of the acquired count values.

Fix/Workaround

Enable the 1kOhm drive resistors on all implemented QMatrix Y lines (CSA 1, 3, 5, 7, 9, 11, 13, and/or 15) by writing ones to the corresponding odd bits of the CSARES register.

2. Autonomous CAT acquisition must be longer than AST source clock period

When using the AST to trigger CAT autonomous touch acquisition in sleep modes where the CAT bus clock is turned off, the CAT will start several acquisitions if the period of the AST source clock is larger than one CAT acquisition. One AST clock period after the AST trigger, the CAT clock will automatically stop and the CAT acquisition can be stopped prematurely, ruining the result.

Fix/Workaround

Always ensure that the ATCFG1.max field is set so that the duration of the autonomous touch acquisition is greater than one clock period of the AST source clock.

6.1.6 aWire

1. aWire MEMORY SPEED REQUEST command does not return correct CV

The aWire MEMORY_SPEED_REQUEST command does not return a CV corresponding to the formula in the aWire Debug Interface chapter.

Fix/Workaround

Issue a dummy read to address 0x10000000 before issuing the MEMORY_SPEED_REQUEST command and use this formula instead:

$$f_{sab} = \frac{7f_{aw}}{CV - 3}$$

6.1.7 Flash

1. Corrupted data in flash may happen after flash page write operations

After a flash page write operation from an external in situ programmer, reading (data read or code fetch) in flash may fail. This may lead to an exception or to others errors derived from this corrupted read access.

Fix/Workaround

Before any flash page write operation, each write in the page buffer must preceded by a write in the page buffer with 0xFFFF_FFFF content at any address in the page.

6.2 Rev. B

6.2.1 SCIF

1. The RC32K output on PA20 is not always permanently disabled

The RC32K output on PA20 may sometimes re-appear.

Fix/Workaround

Before using RC32K for other purposes, the following procedure has to be followed in order to properly disable it:

- Run the CPU on RCSYS
- Disable the output to PA20 by writing a zero to PM.PPCR.RC32OUT
- Enable RC32K by writing a one to SCIF.RC32KCR.EN, and wait for this bit to be read as one

4. SPI bad serial clock generation on 2nd chip_select when SCBR=1, CPOL=1, and NCPHA=0

When multiple chip selects (CS) are in use, if one of the baudrates equal 1 while one (CSRn.SCBR=1) of the others do not equal 1, and CSRn.CPOL=1 and CSRn.NCPHA=0, then an additional pulse will be generated on SCK.

Fix/Workaround

When multiple CS are in use, if one of the baudrates equals 1, the others must also equal 1 if CSRn.CPOL=1 and CSRn.NCPHA=0.

5. SPI mode fault detection enable causes incorrect behavior

When mode fault detection is enabled (MR.MODFDIS==0), the SPI module may not operate properly.

Fix/Workaround

Always disable mode fault detection before using the SPI by writing a one to MR.MODFDIS.

6. SPI RDR.PCS is not correct

The PCS (Peripheral Chip Select) field in the SPI RDR (Receive Data Register) does not correctly indicate the value on the NPCS pins at the end of a transfer.

Fix/Workaround

Do not use the PCS field of the SPI RDR.

6.2.4 TWI

1. TWIS may not wake the device from sleep mode

If the CPU is put to a sleep mode (except Idle and Frozen) directly after a TWI Start condition, the CPU may not wake upon a TWIS address match. The request is NACKed.

Fix/Workaround

When using the TWI address match to wake the device from sleep, do not switch to sleep modes deeper than Frozen. Another solution is to enable asynchronous EIC wake on the TWIS clock (TWCK) or TWIS data (TWD) pins, in order to wake the system up on bus events.

2. SMBALERT bit may be set after reset

The SMBus Alert (SMBALERT) bit in the Status Register (SR) might be erroneously set after system reset.

Fix/Workaround

After system reset, clear the SR.SMBALERT bit before commencing any TWI transfer.

3. Clearing the NAK bit before the BTF bit is set locks up the TWI bus

When the TWIS is in transmit mode, clearing the NAK Received (NAK) bit of the Status Register (SR) before the end of the Acknowledge/Not Acknowledge cycle will cause the TWIS to attempt to continue transmitting data, thus locking up the bus.

Fix/Workaround

Clear SR.NAK only after the Byte Transfer Finished (BTF) bit of the same register has been set.

6.2.5 PWMA

1. The SR.READY bit cannot be cleared by writing to SCR.READY

The Ready bit in the Status Register will not be cleared when writing a one to the corresponding bit in the Status Clear register. The Ready bit will be cleared when the Busy bit is set.

Fix/Workaround

The flash programming time is now:

Table 6-1. Flash Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{FPP}	Page programming time	f _{CLK_HSB} = 50MHz		7.5		
T _{FPE}	Page erase time			7.5		
T _{FFP}	Fuse programming time			1		ms
T _{FEA}	Full chip erase time (EA)			9		1110
T _{FCE}	JTAG chip erase time (CHIP_ERASE)	f _{CLK_HSB} = 115kHz		250		

Fix/Workaround

None.

4. Power Manager

5. Clock Failure Detector (CFD) can be issued while turning off the CFD

While turning off the CFD, the CFD bit in the Status Register (SR) can be set. This will change the main clock source to RCSYS.

Fix/Workaround

Solution 1: Enable CFD interrupt. If CFD interrupt is issues after turning off the CFD, switch back to original main clock source.

Solution 2: Only turn off the CFD while running the main clock on RCSYS.

6. Sleepwalking in idle and frozen sleep mode will mask all other PB clocks

If the CPU is in idle or frozen sleep mode and a module is in a state that triggers sleep walking, all PB clocks will be masked except the PB clock to the sleepwalking module.

Fix/Workaround

Mask all clock requests in the PM.PPCR register before going into idle or frozen mode.

2. Unused PB clocks are running

Three unused PBA clocks are enabled by default and will cause increased active power consumption.

Fix/Workaround

Disable the clocks by writing zeroes to bits [27:25] in the PBA clock mask register.

6.3.3 SCIF

1. The RC32K output on PA20 is not always permanently disabled

The RC32K output on PA20 may sometimes re-appear.

Fix/Workaround

Before using RC32K for other purposes, the following procedure has to be followed in order to properly disable it:

- Run the CPU on RCSYS
- Disable the output to PA20 by writing a zero to PM.PPCR.RC32OUT
- Enable RC32K by writing a one to SCIF.RC32KCR.EN, and wait for this bit to be read as one
- Disable RC32K by writing a zero to SCIF.RC32KCR.EN, and wait for this bit to be read as zero.

2. PLL lock might not clear after disable

Under certain circumstances, the lock signal from the Phase Locked Loop (PLL) oscillator may not go back to zero after the PLL oscillator has been disabled. This can cause the propagation of clock signals with the wrong frequency to parts of the system that use the PLL clock.

Fix/Workaround

PLL must be turned off before entering STOP, DEEPSTOP or STATIC sleep modes. If PLL has been turned off, a delay of 30us must be observed after the PLL has been enabled again before the SCIF.PLL0LOCK bit can be used as a valid indication that the PLL is locked.

3. PLLCOUNT value larger than zero can cause PLLEN glitch

Initializing the PLLCOUNT with a value greater than zero creates a glitch on the PLLEN signal during asynchronous wake up.

Fix/Workaround

The lock-masking mechanism for the PLL should not be used.

The PLLCOUNT field of the PLL Control Register should always be written to zero.

4. RCSYS is not calibrated

The RCSYS is not calibrated and will run faster than 115.2kHz. Frequencies around 150kHz can be expected.

Fix/Workaround

If a known clock source is available the RCSYS can be runtime calibrated by using the frequency meter (FREQM) and tuning the RCSYS by writing to the RCCR register in SCIF.

5. Writing 0x5A5A5A6 to the SCIF memory range will enable the SCIF UNLOCK feature The SCIF UNLOCK feature will be enabled if the value 0x5A5A6A6 is written to any location in the SCIF memory range.

Fix/Workaround

None.

6.3.4 WDT

Clearing the Watchdog Timer (WDT) counter in second half of timeout period will issue a Watchdog reset

If the WDT counter is cleared in the second half of the timeout period, the WDT will immediately issue a Watchdog reset.

Fix/Workaround

Use twice as long timeout period as needed and clear the WDT counter within the first half of the timeout period. If the WDT counter is cleared after the first half of the timeout period, you will get a Watchdog reset immediately. If the WDT counter is not cleared at all, the time before the reset will be twice as long as needed.

2. WDT Control Register does not have synchronization feedback

When writing to the Timeout Prescale Select (PSEL), Time Ban Prescale Select (TBAN), Enable (EN), or WDT Mode (MODE) fieldss of the WDT Control Register (CTRL), a synchronizer is started to propagate the values to the WDT clook domain. This synchronization takes a finite amount of time, but only the status of the synchronization of the EN bit is reflected back to the user. Writing to the synchronized fields during synchronization can lead to undefined behavior.

Fix/Workaround

- -When writing to the affected fields, the user must ensure a wait corresponding to 2 clock cycles of both the WDT peripheral bus clock and the selected WDT clock source.
- -When doing writes that changes the EN bit, the EN bit can be read back until it reflects the written value.

7. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

7.1 Rev. D - 06/2013

- 1. Updated the datasheet with a new ATmel blue logo and the last page.
- 2. Added Flash errata.

7.2 Rev. C - 01/2012

- 1. Description: DFLL frequency is 20 to 150MHz, not 40 to 150MHz.
- Block Diagram: GCLK_IN is input, not output. CAT SMP corrected from I/O to output. SPI NPCS corrected from output to I/O.
- 3. Package and Pinout: EXTINTO in Signal Descriptions table is NMI.
- 4, Supply and Startup Considerations: In 1.8V single supply mode figure, the input voltage is 1.62-1.98V, not 1.98-3.6V. "On system start-up, the DFLL is disabled" is replaced by "On system start-up, all high-speed clocks are disabled".
- 5, ADCIFB: PRND signal removed from block diagram.
- 6, Electrical Charateristics: Added 64-pin package information to I/O Pin Characteristics tables and Digital Clock Characteristics table.
- Mechanical Characteristics: QFN48 Package Drawing updated. Note that the package drawing for QFN48 is correct in datasheet rev A, but wrong in rev B. Added notes to package drawings.
- 8. Summary: Removed Programming and Debugging chapter, added Processor and Architecture chapter.

7.3 Rev. B - 12/2011

 JTAG Data Registers subchapter added in the Programming and Debugging chapter, containing JTAG IDs.

7.4 Rev. A - 12/2011

Initial revision.

Table of Contents

	Featu	res	1
1	Descr	iption	3
2	Overv	iew	5
	2.1	Block Diagram	5
	2.2	Configuration Summary	6
3	Packa	ge and Pinout	7
	3.1	Package	7
	3.2	See Section 3.3 for a description of the various peripheral signals	12
	3.3	Signal Descriptions	15
	3.4	I/O Line Considerations	18
4	Mecha	anical Characteristics	21
	4.1	Thermal Considerations	21
	4.2	Package Drawings	22
	4.3	Soldering Profile	27
5	Order	ing Information	28
6	Errata	·	30
	6.1	Rev. C	30
	6.2	Rev. B	32
	6.3	Rev. A	36
7	Datas	heet Revision History	43
	7.1	Rev. D – 06/2013	43
	7.2	Rev. C – 01/2012	43
	7.3	Rev. B – 12/2011	43
	7.4	Rev. A – 12/2011	43
	Table	of Contents	