




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                         |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                  |
| Core Processor             | Coldfire V1                                                                                                                                             |
| Core Size                  | 32-Bit Single-Core                                                                                                                                      |
| Speed                      | 50MHz                                                                                                                                                   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                       |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                 |
| Number of I/O              | 22                                                                                                                                                      |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                   |
| EEPROM Size                | -                                                                                                                                                       |
| RAM Size                   | 8K x 8                                                                                                                                                  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                            |
| Data Converters            | A/D 2x16b, 11x16b; D/A 1x12b                                                                                                                            |
| Oscillator Type            | External                                                                                                                                                |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                      |
| Mounting Type              | Surface Mount, Wettable Flank                                                                                                                           |
| Package / Case             | 32-VFQFN Exposed Pad                                                                                                                                    |
| Supplier Device Package    | 32-HVQFN (5x5)                                                                                                                                          |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51qm32vfm">https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51qm32vfm</a> |

## Terminology and guidelines

| Field | Description                                     | Values                                                                                                                                                                                               |
|-------|-------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MMM   | Memory size (program flash memory) <sup>1</sup> | <ul style="list-style-type: none"><li>• 32 = 32 KB</li><li>• 64 = 64 KB</li><li>• 128 = 128 KB</li></ul>                                                                                             |
| T     | Temperature range, ambient (°C)                 | V = -40 to 105                                                                                                                                                                                       |
| PP    | Package identifier                              | <ul style="list-style-type: none"><li>• FM = 32 QFN (5 mm x 5 mm)</li><li>• HS = 44 Laminate QFN (5 mm x 5 mm)</li><li>• LF = 48 LQFP (7 mm x 7 mm)</li><li>• LH = 64 LQFP (10 mm x 10 mm)</li></ul> |

1. All parts also have FlexNVM, FlexRAM, and RAM.

## 2.4 Example

This is an example part number:

MCF51QM128VLH

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### 3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:


| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | 0.9  | 1.1  | V    |

### 3.4.1 Example

This is an example of an operating rating:

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | -0.3 | 1.2  | V    |

### 3.5 Result of exceeding a rating



### 3.6 Relationship between ratings and operating requirements


| Operating or handling rating (min.)             |                                                                                                                      | Operating requirement (min.)                                                |                                                                                                                      | Operating requirement (max.)                    |                                              | Operating or handling rating (max.) |  |
|-------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|----------------------------------------------|-------------------------------------|--|
| Fatal range<br><br>- Probable permanent failure | Limited operating range<br><br>- No permanent failure<br>- Possible decreased life<br>- Possible incorrect operation | Normal operating range<br><br>- No permanent failure<br>- Correct operation | Limited operating range<br><br>- No permanent failure<br>- Possible decreased life<br>- Possible incorrect operation | Fatal range<br><br>- Probable permanent failure | Handling range<br><br>- No permanent failure |                                     |  |
|                                                 |                                                                                                                      |                                                                             |                                                                                                                      |                                                 |                                              |                                     |  |

### 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.

## Ratings



## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol    | Description                   | Min. | Max. | Unit | Notes |
|-----------|-------------------------------|------|------|------|-------|
| $T_{STG}$ | Storage temperature           | -55  | 150  | °C   | 1     |
| $T_{SDR}$ | Solder temperature, lead-free | —    | 260  | °C   | 2     |
|           | Solder temperature, leaded    | —    | 245  |      |       |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | —    | 3    | —    | 1     |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 5.2.2 LVD and POR operating requirements

Table 2. LVD and POR operating requirements

| Symbol                                                                               | Description                                                                                                                                                                                                                              | Min.                         | Typ.                         | Max.                         | Unit             | Notes |
|--------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|------------------------------|------------------------------|------------------|-------|
| V <sub>POR</sub>                                                                     | Falling VDD POR detect voltage                                                                                                                                                                                                           | 0.8                          | 1.1                          | 1.5                          | V                |       |
| V <sub>LVDH</sub>                                                                    | Falling low-voltage detect threshold — high range (LVDV=01)                                                                                                                                                                              | 2.48                         | 2.56                         | 2.64                         | V                |       |
| V <sub>LVW1H</sub><br>V <sub>LVW2H</sub><br>V <sub>LVW3H</sub><br>V <sub>LVW4H</sub> | Low-voltage warning thresholds — high range <ul style="list-style-type: none"> <li>• Level 1 falling (LVWV=00)</li> <li>• Level 2 falling (LVWV=01)</li> <li>• Level 3 falling (LVWV=10)</li> <li>• Level 4 falling (LVWV=11)</li> </ul> | 2.62<br>2.72<br>2.82<br>2.92 | 2.70<br>2.80<br>2.90<br>3.00 | 2.78<br>2.88<br>2.98<br>3.08 | V<br>V<br>V<br>V | 1     |
| V <sub>HYSH</sub>                                                                    | Low-voltage inhibit reset/recover hysteresis — high range                                                                                                                                                                                | —                            | ±80                          | —                            | mV               |       |
| V <sub>LVDL</sub>                                                                    | Falling low-voltage detect threshold — low range (LVDV=00)                                                                                                                                                                               | 1.54                         | 1.60                         | 1.66                         | V                |       |
| V <sub>LVW1L</sub><br>V <sub>LVW2L</sub><br>V <sub>LVW3L</sub><br>V <sub>LVW4L</sub> | Low-voltage warning thresholds — low range <ul style="list-style-type: none"> <li>• Level 1 falling (LVWV=00)</li> <li>• Level 2 falling (LVWV=01)</li> <li>• Level 3 falling (LVWV=10)</li> <li>• Level 4 falling (LVWV=11)</li> </ul>  | 1.74<br>1.84<br>1.94<br>2.04 | 1.80<br>1.90<br>2.00<br>2.10 | 1.86<br>1.96<br>2.06<br>2.16 | V<br>V<br>V<br>V | 1     |
| V <sub>HYSL</sub>                                                                    | Low-voltage inhibit reset/recover hysteresis — low range                                                                                                                                                                                 | —                            | ±60                          | —                            | mV               |       |
| V <sub>BG</sub>                                                                      | Bandgap voltage reference                                                                                                                                                                                                                | 0.97                         | 1.00                         | 1.03                         | V                |       |
| t <sub>LPO</sub>                                                                     | Internal low power oscillator period<br>factory trimmed                                                                                                                                                                                  | 900                          | 1000                         | 1100                         | μs               |       |


1. Rising thresholds are falling threshold + hysteresis voltage

5. 2 MHz core and system clocks, and 1 MHz bus clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash memory.
6. 2 MHz core and system clocks, and 1 MHz bus clock. MCG configured for BLPE mode. All peripheral clocks enabled, but peripherals are not in active operation. Code executing from flash memory.
7. 2 MHz core and system clocks, and 1 MHz bus clock. MCG configured for BLPE mode. All peripheral clocks disabled.
8. OSC clocks disabled.
9. All pads disabled.
10. Data reflects devices with 32 KB of RAM. For devices with 16 KB of RAM, power consumption is reduced by 500 nA. For devices with 8 KB of RAM, power consumption is reduced by 750 nA.
11. RTC function current includes LPTMR with OSC enabled with 32.768 kHz crystal at 3.0 V

### **5.2.5.1 Diagram: Typical IDD\_RUN operating behavior**

The following data was measured under these conditions:

- MCG in FBE mode, except for 50 MHz core (FEI mode)
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL
- For the ALLON curve, all peripheral clocks are enabled, but peripherals are not in active operation
- Voltage Regulator disabled
- No GPIOs toggled
- Code execution from flash memory with cache enabled



**Figure 2. VLPR mode supply current vs. core frequency**

## 5.2.6 EMC radiated emissions operating behaviors

**Table 6. EMC radiated emissions operating behaviors**

| Symbol              | Description                        | Frequency band (MHz) | Typ. | Unit | Notes |
|---------------------|------------------------------------|----------------------|------|------|-------|
| V <sub>RE1</sub>    | Radiated emissions voltage, band 1 | 0.15–50              | 20   | dBμV | 1, 2  |
| V <sub>RE2</sub>    | Radiated emissions voltage, band 2 | 50–150               | 19   |      |       |
| V <sub>RE3</sub>    | Radiated emissions voltage, band 3 | 150–500              | 17   |      |       |
| V <sub>RE4</sub>    | Radiated emissions voltage, band 4 | 500–1000             | 16   |      |       |
| V <sub>RE_IEC</sub> | IEC level                          | 0.15–1000            | L    | —    | 2, 3  |

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions*, and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*.


### 5.3.1 General Switching Specifications

These general purpose specifications apply to all signals configured for EGPIO, MTIM, CMT, PDB, IRQ, and I<sup>2</sup>C signals. The conditions are 50 pf load, V<sub>DD</sub> = 1.71 V to 3.6 V, and full temperature range. The GPIO are set for high drive, no slew rate control, and no input filter, digital or analog, unless otherwise specified.

**Table 9. EGPIO General Control Timing**

| Symbol | Description                                                                                                               | Min. | Max. | Unit             |
|--------|---------------------------------------------------------------------------------------------------------------------------|------|------|------------------|
| G1     | Bus clock from CLK_OUT pin high to GPIO output valid                                                                      | —    | 32   | ns               |
| G2     | Bus clock from CLK_OUT pin high to GPIO output invalid (output hold)                                                      | 1    | —    | ns               |
| G3     | GPIO input valid to bus clock high                                                                                        | 28   | —    | ns               |
| G4     | Bus clock from CLK_OUT pin high to GPIO input invalid                                                                     | —    | 4    | ns               |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled)<br>Synchronous path <sup>1</sup>                          | 1.5  | —    | Bus clock cycles |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled)<br>Asynchronous path <sup>2</sup>  | 100  | —    | ns               |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled)<br>Asynchronous path <sup>2</sup> | 50   | —    | ns               |
|        | External reset pulse width (digital glitch filter disabled)                                                               | 100  | —    | ns               |
|        | Mode select (MS) hold time after reset deassertion                                                                        | 2    | —    | Bus clock cycles |

1. The greater synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized.



**Figure 3. EGPIO timing diagram**



## 5.4.2 Thermal attributes

| Board type        | Symbol           | Description                                                                                     | 64 LQFP | 48 LQFP | 44 Laminate QFN | 32 QFN | Unit | Notes |
|-------------------|------------------|-------------------------------------------------------------------------------------------------|---------|---------|-----------------|--------|------|-------|
| Single-layer (1s) | $R_{\theta JA}$  | Thermal resistance, junction to ambient (natural convection)                                    | 73      | 79      | 108             | 98     | °C/W | 1     |
| Four-layer (2s2p) | $R_{\theta JA}$  | Thermal resistance, junction to ambient (natural convection)                                    | 54      | 55      | 69              | 33     | °C/W | 1     |
| Single-layer (1s) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 61      | 66      | 91              | 81     | °C/W | 1     |
| Four-layer (2s2p) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 48      | 48      | 63              | 28     | °C/W | 1     |
| —                 | $R_{\theta JB}$  | Thermal resistance, junction to board                                                           | 37      | 34      | 44              | 13     | °C/W | 2     |
| —                 | $R_{\theta JC}$  | Thermal resistance, junction to case                                                            | 20      | 20      | 31              | 2.2    | °C/W | 3     |
| —                 | $\Psi_{JT}$      | Thermal characterization parameter, junction to package top outside center (natural convection) | 5.0     | 4.0     | 6.0             | 6.0    | °C/W | 4     |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions — Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions — Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions — Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions — Natural Convection (Still Air)*.

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

#### 6.1.1 Debug specifications

Table 12. Background debug mode (BDM) timing

| Number | Symbol     | Description                                                                                         | Min. | Max. | Unit |
|--------|------------|-----------------------------------------------------------------------------------------------------|------|------|------|
| 1      | $t_{MSSU}$ | BKGD/MS setup time after issuing background debug force reset to enter user mode or BDM             | 500  | —    | ns   |
| 2      | $t_{MSH}$  | BKGD/MS hold time after issuing background debug force reset to enter user mode or BDM <sup>1</sup> | 100  | —    | μs   |

## System modules

1. To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .

## 6.2 System modules

### 6.2.1 VREG electrical specifications

Table 13. VREG electrical specifications

| Symbol         | Description                                                                                                                                                                  | Min. | Typ. <sup>1</sup> | Max. | Unit       | Notes |
|----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-------------------|------|------------|-------|
| VREGIN         | Input supply voltage                                                                                                                                                         | 2.7  | —                 | 5.5  | V          |       |
| $I_{DDon}$     | Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V                                                                                         | —    | 120               | 186  | $\mu$ A    |       |
| $I_{DDstby}$   | Quiescent current — Standby mode, load current equal zero                                                                                                                    | —    | 1.1               | 1.54 | $\mu$ A    |       |
| $I_{DDoff}$    | Quiescent current — Shutdown mode <ul style="list-style-type: none"> <li>• VREGIN = 5.0 V and temperature=25C</li> <li>• Across operating voltage and temperature</li> </ul> | —    | 650               | —    | nA         |       |
|                |                                                                                                                                                                              | —    | —                 | 4    | $\mu$ A    |       |
| $I_{LOADrun}$  | Maximum load current — Run mode                                                                                                                                              | —    | —                 | 120  | mA         |       |
| $I_{LOADstby}$ | Maximum load current — Standby mode                                                                                                                                          | —    | —                 | 1    | mA         |       |
| $V_{Reg33out}$ | Regulator output voltage — Input supply (VREGIN) > 3.6 V <ul style="list-style-type: none"> <li>• Run mode</li> <li>• Standby mode</li> </ul>                                | 3    | 3.3               | 3.6  | V          |       |
|                |                                                                                                                                                                              | 2.1  | 2.8               | 3.6  | V          |       |
| $V_{Reg33out}$ | Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode                                                                                                  | 2.1  | —                 | 3.6  | V          | 2     |
| $C_{OUT}$      | External output capacitor                                                                                                                                                    | 1.76 | 2.2               | 8.16 | $\mu$ F    |       |
| ESR            | External output capacitor equivalent series resistance                                                                                                                       | 1    | —                 | 100  | m $\Omega$ |       |
| $I_{LIM}$      | Short circuit current                                                                                                                                                        | —    | 290               | —    | mA         |       |

1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.
2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to  $I_{Load}$ .

## 6.3 Clock modules

### 6.3.1 MCG specifications

Table 14. MCG specifications

| Symbol                  | Description                                                                                                    |                                                       | Min.                         | Typ.   | Max.    | Unit              | Notes |
|-------------------------|----------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|------------------------------|--------|---------|-------------------|-------|
| f <sub>ints_ft</sub>    | Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C                           |                                                       | —                            | 32.768 | —       | kHz               |       |
| f <sub>ints_t</sub>     | Internal reference frequency (slow clock) — user trimmed                                                       |                                                       | 31.25                        | —      | 39.0625 | kHz               |       |
| Δf <sub>dco_res_t</sub> | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM |                                                       | —                            | ± 0.3  | ± 0.6   | %f <sub>dco</sub> | 1     |
| Δf <sub>dco_res_t</sub> | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only        |                                                       | —                            | ± 0.2  | ± 0.5   | %f <sub>dco</sub> | 1     |
| Δf <sub>dco_t</sub>     | Total deviation of trimmed average DCO output frequency over voltage and temperature                           |                                                       | —                            | ± 10   | —       | %f <sub>dco</sub> | 1     |
| Δf <sub>dco_t</sub>     | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C     |                                                       | —                            | ± 1.0  | ± 4.5   | %f <sub>dco</sub> | 1     |
| f <sub>intf_ft</sub>    | Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C                            |                                                       | —                            | 3.3    | 4       | MHz               |       |
| f <sub>intf_t</sub>     | Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C                              |                                                       | 3                            | —      | 5       | MHz               |       |
| f <sub>loc_low</sub>    | Loss of external clock minimum frequency — RANGE = 00                                                          |                                                       | (3/5) x f <sub>ints_t</sub>  | —      | —       | kHz               |       |
| f <sub>loc_high</sub>   | Loss of external clock minimum frequency — RANGE = 01, 10, or 11                                               |                                                       | (16/5) x f <sub>ints_t</sub> | —      | —       | kHz               |       |
| FLL                     |                                                                                                                |                                                       |                              |        |         |                   |       |
| f <sub>fl_ref</sub>     | FLL reference frequency range                                                                                  |                                                       | 31.25                        | —      | 39.0625 | kHz               |       |
| f <sub>dco</sub>        | DCO output frequency range                                                                                     | Low range (DRS=00)<br>640 × f <sub>fl_ref</sub>       | 20                           | 20.97  | 25      | MHz               | 2, 3  |
|                         |                                                                                                                | Mid range (DRS=01)<br>1280 × f <sub>fl_ref</sub>      | 40                           | 41.94  | 50      | MHz               |       |
|                         |                                                                                                                | Mid-high range (DRS=10)<br>1920 × f <sub>fl_ref</sub> | 60                           | 62.91  | 75      | MHz               |       |
|                         |                                                                                                                | High range (DRS=11)<br>2560 × f <sub>fl_ref</sub>     | 80                           | 83.89  | 100     | MHz               |       |

Table continues on the next page...

**Table 14. MCG specifications (continued)**

| Symbol                       | Description                                                                                                                 |                                                         | Min.   | Typ.  | Max.                                                   | Unit | Notes |
|------------------------------|-----------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|--------|-------|--------------------------------------------------------|------|-------|
| f <sub>dco_t_DMX3</sub><br>2 | DCO output frequency                                                                                                        | Low range (DRS=00)<br>732 × f <sub>fill_ref</sub>       | —      | 23.99 | —                                                      | MHz  | 4, 5  |
|                              |                                                                                                                             | Mid range (DRS=01)<br>1464 × f <sub>fill_ref</sub>      | —      | 47.97 | —                                                      | MHz  |       |
|                              |                                                                                                                             | Mid-high range (DRS=10)<br>2197 × f <sub>fill_ref</sub> | —      | 71.99 | —                                                      | MHz  |       |
|                              |                                                                                                                             | High range (DRS=11)<br>2929 × f <sub>fill_ref</sub>     | —      | 95.98 | —                                                      | MHz  |       |
| J <sub>cyc_fll</sub>         | FLL period jitter                                                                                                           |                                                         | —      | 180   | —                                                      | ps   |       |
|                              | • f <sub>VCO</sub> = 48 MHz<br>• f <sub>VCO</sub> = 98 MHz                                                                  |                                                         | —      | 150   | —                                                      |      |       |
| t <sub>fill_acquire</sub>    | FLL target frequency acquisition time                                                                                       |                                                         | —      | —     | 1                                                      | ms   | 6     |
| PLL                          |                                                                                                                             |                                                         |        |       |                                                        |      |       |
| f <sub>vco</sub>             | VCO operating frequency                                                                                                     |                                                         | 48.0   | —     | 100                                                    | MHz  |       |
| I <sub>pll</sub>             | PLL operating current<br>• PLL @ 96 MHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = 2 MHz, VDIV multiplier = 48) |                                                         | —      | 1060  | —                                                      | μA   | 7     |
| I <sub>pll</sub>             | PLL operating current<br>• PLL @ 48 MHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = 2 MHz, VDIV multiplier = 24) |                                                         | —      | 600   | —                                                      | μA   | 7     |
| f <sub>pll_ref</sub>         | PLL reference frequency range                                                                                               |                                                         | 2.0    | —     | 4.0                                                    | MHz  |       |
| J <sub>cyc_pll</sub>         | PLL period jitter (RMS)                                                                                                     |                                                         | —      | 120   | —                                                      | ps   | 8     |
|                              | • f <sub>vco</sub> = 48 MHz<br>• f <sub>vco</sub> = 100 MHz                                                                 |                                                         | —      | 50    | —                                                      | ps   |       |
| J <sub>acc_pll</sub>         | PLL accumulated jitter over 1μs (RMS)                                                                                       |                                                         | —      | 1350  | —                                                      | ps   | 8     |
|                              | • f <sub>vco</sub> = 48 MHz<br>• f <sub>vco</sub> = 100 MHz                                                                 |                                                         | —      | 600   | —                                                      | ps   |       |
| D <sub>lock</sub>            | Lock entry frequency tolerance                                                                                              |                                                         | ± 1.49 | —     | ± 2.98                                                 | %    |       |
| D <sub>unl</sub>             | Lock exit frequency tolerance                                                                                               |                                                         | ± 4.47 | —     | ± 5.97                                                 | %    |       |
| t <sub>pll_lock</sub>        | Lock detector detection time                                                                                                |                                                         | —      | —     | 150 × 10 <sup>-6</sup> + 1075(1/f <sub>pll_ref</sub> ) | s    | 9     |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{\text{dco\_t}}$ ) over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.

## 6.6 Analog

### 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 23](#) and [Table 24](#) are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.


#### 6.6.1.1 16-bit ADC operating conditions

**Table 23. 16-bit ADC operating conditions**

| Symbol            | Description                    | Conditions                                                                                | Min.              | Typ. <sup>1</sup> | Max.              | Unit | Notes             |
|-------------------|--------------------------------|-------------------------------------------------------------------------------------------|-------------------|-------------------|-------------------|------|-------------------|
| V <sub>DDA</sub>  | Supply voltage                 | Absolute                                                                                  | 1.71              | —                 | 3.6               | V    |                   |
| ΔV <sub>DDA</sub> | Supply voltage                 | Delta to V <sub>DD</sub> (V <sub>DD</sub> - V <sub>DDA</sub> )                            | -100              | 0                 | +100              | mV   | <a href="#">2</a> |
| ΔV <sub>SSA</sub> | Ground voltage                 | Delta to V <sub>SS</sub> (V <sub>SS</sub> - V <sub>SSA</sub> )                            | -100              | 0                 | +100              | mV   | <a href="#">2</a> |
| V <sub>REFH</sub> | ADC reference voltage high     |                                                                                           | 1.13              | V <sub>DDA</sub>  | V <sub>DDA</sub>  | V    |                   |
| V <sub>REFL</sub> | Reference voltage low          |                                                                                           | V <sub>SSA</sub>  | V <sub>SSA</sub>  | V <sub>SSA</sub>  | V    |                   |
| V <sub>ADIN</sub> | Input voltage                  |                                                                                           | V <sub>REFL</sub> | —                 | V <sub>REFH</sub> | V    |                   |
| C <sub>ADIN</sub> | Input capacitance              | <ul style="list-style-type: none"> <li>16 bit modes</li> <li>8/10/12 bit modes</li> </ul> | —<br>—            | 8<br>4            | 10<br>5           | pF   |                   |
| R <sub>ADIN</sub> | Input resistance               |                                                                                           | —                 | 2                 | 5                 | kΩ   |                   |
| R <sub>AS</sub>   | Analog source resistance       | 13/12 bit modes<br>f <sub>ADCK</sub> < 4MHz                                               | —                 | —                 | 5                 | kΩ   | <a href="#">3</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency | ≤ 13 bit modes                                                                            | 1.0               | —                 | 18.0              | MHz  | <a href="#">4</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency | 16 bit modes                                                                              | 2.0               | —                 | 12.0              | MHz  | <a href="#">4</a> |


Table continues on the next page...

**Typical ADC 16-bit Differential ENOB vs ADC Clock**  
**100Hz, 90% FS Sine Input**



**Figure 10. Typical ENOB vs. ADC\_CLK for 16-bit differential mode**

**Typical ADC 16-bit Single-Ended ENOB vs ADC Clock**  
**100Hz, 90% FS Sine Input**



**Figure 11. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode**

## 12-bit DAC electrical characteristics

5. Calculated by a best fit curve from  $V_{SS}+100\text{ mV}$  to  $V_{DACR}-100\text{ mV}$
6.  $V_{DDA} = 3.0\text{V}$ , reference select set for  $V_{DDA}$  ( $\text{DACx\_CO:DACRFS} = 1$ ), high power mode( $\text{DACx\_C0:LPEN} = 0$ ), DAC set to 0x800, Temp range from  $-40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$






Figure 14. Typical INL error vs. digital code



1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 16. SPI master mode timing (CPHA=0)**



1. If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 17. SPI master mode timing (CPHA=1)**

**Table 33. SPI slave mode timing**

| Num. | Symbol   | Description            | Min. | Max.        | Unit | Comment                                                            |
|------|----------|------------------------|------|-------------|------|--------------------------------------------------------------------|
| 1    | $f_{op}$ | Frequency of operation | 0    | $f_{BUS}/4$ | Hz   | $f_{BUS}$ is the bus clock as defined in <a href="#">Table 8</a> . |

Table continues on the next page...






Figure 19. SPI slave mode timing (CPHA=1)

## 6.9 Human-machine interfaces (HMI)

### 6.9.1 TSI electrical specifications

Table 34. TSI electrical specifications

| Symbol       | Description                                                                                                                                                   | Min.  | Typ.        | Max.      | Unit     | Notes |
|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-------------|-----------|----------|-------|
| $V_{DDTSI}$  | Operating voltage                                                                                                                                             | 1.71  | —           | 3.6       | V        |       |
| $C_{ELE}$    | Target electrode capacitance range                                                                                                                            | 1     | 20          | 500       | pF       | 1     |
| $f_{REFmax}$ | Reference oscillator frequency                                                                                                                                | —     | 5.5         | 14        | MHz      | 2     |
| $f_{ELEmax}$ | Electrode oscillator frequency                                                                                                                                | —     | 0.5         | 4.0       | MHz      | 3     |
| $C_{REF}$    | Internal reference capacitor                                                                                                                                  | 0.5   | 1           | 1.2       | pF       |       |
| $V_{DELTA}$  | Oscillator delta voltage                                                                                                                                      | 100   | 600         | 760       | mV       | 4     |
| $I_{REF}$    | Reference oscillator current source base current <ul style="list-style-type: none"> <li>1uA setting (REFCHRG=0)</li> <li>32uA setting (REFCHRG=31)</li> </ul> | —     | 1.133<br>36 | 1.5<br>50 | $\mu$ A  | 3, 5  |
| $I_{ELE}$    | Electrode oscillator current source base current <ul style="list-style-type: none"> <li>1uA setting (EXTCHRG=0)</li> <li>32uA setting (EXTCHRG=31)</li> </ul> | —     | 1.133<br>36 | 1.5<br>50 | $\mu$ A  | 3, 6  |
| Pres5        | Electrode capacitance measurement precision                                                                                                                   | —     | 8.3333      | 38400     | %        | 7     |
| Pres20       | Electrode capacitance measurement precision                                                                                                                   | —     | 8.3333      | 38400     | %        | 8     |
| Pres100      | Electrode capacitance measurement precision                                                                                                                   | —     | 8.3333      | 38400     | %        | 9     |
| MaxSens      | Maximum sensitivity                                                                                                                                           | 0.003 | 12.5        | —         | fF/count | 10    |

Table continues on the next page...




Figure 23. 32-pin QFN

8.3 Module-by-module signals

NOTE

- On PTB0, EZP\_MS\_b is active only during reset. Refer to the detailed boot description.
- PTC1 is open drain.

Table 35. Module signals by GPIO port and pin

| 64-pin           | 48-pin | 44-pin | 32-pin | Port | Module signal(s) |
|------------------|--------|--------|--------|------|------------------|
| Power and ground |        |        |        |      |                  |
| 1                |        |        |        |      | VDD              |
| 24               | 20     | 18     |        |      | VDD              |

Table continues on the next page...

**Table 35. Module signals by GPIO port and pin (continued)**

| 64-pin       | 48-pin | 44-pin | 32-pin | Port | Module signal(s)          |
|--------------|--------|--------|--------|------|---------------------------|
| 39           | 27     | 25     | 19     | PTB2 | TSI0_CH13                 |
| 40           | 28     | 26     | 20     | PTB3 | TSI0_CH14                 |
| 41           | 29     |        |        | PTE4 | TSI0_CH15                 |
| PDB0         |        |        |        |      |                           |
| 44           | 31     | 27     |        | PTE7 | PDB0_EXTRG                |
| 63           | 47     | 43     | 31     | PTC4 | PDB0_EXTRG                |
| FTM0         |        |        |        |      |                           |
| 34           |        |        |        | PTE1 | FTM_FLT0                  |
| 25           | 21     | 19     | 15     | PTA6 | FTM_FLT1                  |
| 36           | 26     | 24     | 18     | PTB1 | FTM_FLT2 /<br>FTM0_QD_PHB |
| 26           |        |        |        | PTD2 | FTM0_CH0/<br>FTM0_QD_PHA  |
| 27           | 22     | 20     |        | PTD3 | FTM0_CH1 /<br>FTM0_QD_PHB |
| 30           | 23     | 21     | 16     | PTA7 | FTM0_QD_PHA               |
| 51           | 38     | 34     | 27     | PTC0 | TMR_CLKIN0                |
| 50           | 37     | 33     | 26     | PTB7 | TMR_CLKIN1                |
| FTM1         |        |        |        |      |                           |
| 34           |        |        |        | PTE1 | FTM_FLT0                  |
| 25           | 21     | 19     | 15     | PTA6 | FTM_FLT1                  |
| 36           | 26     | 24     | 18     | PTB1 | FTM_FLT2                  |
| 7            | 3      | 1      | 1      | PTA0 | FTM1_CH0                  |
| 8            | 4      | 2      | 2      | PTA1 | FTM1_CH1                  |
| 9            | 5      | 3      | 3      | PTA2 | FTM1_CH2                  |
| 10           | 6      | 4      | 4      | PTA3 | FTM1_CH3                  |
| 11           | 7      | 5      | 5      | PTA4 | FTM1_CH4                  |
| 12           | 8      | 6      | 6      | PTA5 | FTM1_CH5                  |
| 51           | 38     | 34     | 27     | PTC0 | TMR_CLKIN0                |
| 50           | 37     | 33     | 26     | PTB7 | TMR_CLKIN1                |
| MTIM         |        |        |        |      |                           |
| 51           | 38     | 34     | 27     | PTC0 | TMR_CLKIN0                |
| 50           | 37     | 33     | 26     | PTB7 | TMR_CLKIN1                |
| Mini-FlexBus |        |        |        |      |                           |
| 36           | 26     | 24     | 18     | PTB1 | FB_CLKOUT                 |
| 27           | 22     | 20     |        | PTD3 | FBa_AD0                   |

Table continues on the next page...

**Table 35. Module signals by GPIO port and pin (continued)**

| 64-pin        | 48-pin | 44-pin | 32-pin | Port | Module signal(s) |
|---------------|--------|--------|--------|------|------------------|
| 60            | 44     | 40     |        | PTF6 | FBa_D1           |
| 59            | 43     | 39     |        | PTF5 | FBa_D2           |
| 58            | 42     | 38     |        | PTF4 | FBa_D3           |
| 31            | 24     | 22     |        | PTD6 | FBa_D4           |
| 30            | 23     | 21     | 16     | PTA7 | FBa_D5           |
| 27            | 22     | 20     |        | PTD3 | FBa_D6           |
| 25            | 21     | 19     | 15     | PTA6 | FBa_D7           |
| 44            | 31     | 27     |        | PTE7 | FBa_RW_b         |
| I2C0 and I2C1 |        |        |        |      |                  |
| 3             |        |        |        | PTC6 | I2C0_SCL         |
| 35            | 25     | 23     | 17     | PTB0 | I2C0_SCL         |
| 4             |        |        |        | PTC7 | I2C0_SDA         |
| 36            | 26     | 24     | 18     | PTB1 | I2C0_SDA         |
| 6             | 2      |        |        | PTD1 | I2C1_SCL         |
| 42            | 30     |        |        | PTE5 | I2C1_SCL         |
| 51            | 38     | 34     | 27     | PTC0 | I2C1_SCL         |
| 5             | 1      |        |        | PTD0 | I2C1_SDA         |
| 43            |        |        |        | PTE6 | I2C1_SDA         |
| 50            | 37     | 33     | 26     | PTB7 | I2C1_SDA         |
| I2C2 and I2C3 |        |        |        |      |                  |
| 7             | 3      | 1      | 1      | PTA0 | I2C2_SCL         |
| 11            | 7      | 5      | 5      | PTA4 | I2C2_SCL         |
| 8             | 4      | 2      | 2      | PTA1 | I2C2_SDA         |
| 12            | 8      | 6      | 6      | PTA5 | I2C2_SDA         |
| 32            |        |        |        | PTD7 | I2C3_SCL         |
| 37            |        |        |        | PTE2 | I2C3_SCL         |
| 33            |        |        |        | PTE0 | I2C3_SDA         |
| 38            |        |        |        | PTE3 | I2C3_SDA         |
| SPI0          |        |        |        |      |                  |
| 39            | 27     | 25     | 19     | PTB2 | SPI0_MISO        |
| 55            |        |        |        | PTF2 | SPI0_MISO        |
| 63            | 47     | 43     | 31     | PTC4 | SPI0_MISO        |
| 38            |        |        |        | PTE3 | SPI0_MOSI        |
| 40            | 28     | 26     | 20     | PTB3 | SPI0_MOSI        |
| 56            | 40     | 36     |        | PTF3 | SPI0_MOSI        |

*Table continues on the next page...*

**Table 35. Module signals by GPIO port and pin (continued)**

| 64-pin | 48-pin | 44-pin | 32-pin | Port | Module signal(s) |
|--------|--------|--------|--------|------|------------------|
| 31     | 24     | 22     |        | PTD6 | UART0_RX         |
| 43     |        |        |        | PTE6 | UART0_RX         |
| 63     | 47     | 43     | 31     | PTC4 | UART0_RX         |
| 3      |        |        |        | PTC6 | UART0_TX         |
| 30     | 23     | 21     | 16     | PTA7 | UART0_TX         |
| 44     | 31     | 27     |        | PTE7 | UART0_TX         |
| 64     | 48     | 44     | 32     | PTC5 | UART0_TX         |
| UART1  |        |        |        |      |                  |
| 11     | 7      | 5      | 5      | PTA4 | UART1_CTS_b      |
| 58     | 42     | 38     |        | PTF4 | UART1_CTS_b      |
| 12     | 8      | 6      | 6      | PTA5 | UART1_RTS_b      |
| 57     | 41     | 37     | 29     | PTC2 | UART1_RTS_b      |
| 10     | 6      | 4      | 4      | PTA3 | UART1_RX         |
| 59     | 43     | 39     |        | PTF5 | UART1_RX         |
| 9      | 5      | 3      | 3      | PTA2 | UART1_TX         |
| 60     | 44     | 40     |        | PTF6 | UART1_TX         |

## 9 Revision History

The following table summarizes content changes since the previous release of this document.

**Table 36. Revision History**

| Rev. No. | Date    | Substantial Changes                                                                      |
|----------|---------|------------------------------------------------------------------------------------------|
| 6        | 01/2012 | Thermal operating requirements: Changed maximum T <sub>J</sub> value from 125°C to 115°C |