



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 2x16b, 11x16b; D/A 1x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount, Wettable Flank
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-HVQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51qm32vfm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Terminology and guidelines

Field	Description	Values
МММ	Memory size (program flash memory) <sup>1</sup>	<ul> <li>32 = 32 KB</li> <li>64 = 64 KB</li> <li>128 = 128 KB</li> </ul>
Т	Temperature range, ambient (°C)	V = -40 to 105
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>HS = 44 Laminate QFN (5 mm x 5 mm)</li> <li>LF = 48 LQFP (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> </ul>

1. All parts also have FlexNVM, FlexRAM, and RAM.

### 2.4 Example

This is an example part number:

MCF51QM128VLH

# 3 Terminology and guidelines

## 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

### 3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

#### 3.4.1 Example

This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V

#### **Result of exceeding a rating** 3.5



#### Relationship between ratings and operating requirements 3.6



#### 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

• Never exceed any of the chip's ratings.



# 4 Ratings

## 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature		150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free		260	°C	2
	Solder temperature, leaded	—	245		

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	SL Moisture sensitivity level		3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
V <sub>LVW1H</sub>	Level 1 falling (LVWV=00)	2.62	2.70	2.78	v	
V <sub>LVW2H</sub>	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	Level 3 falling (LVWV=10)	2.82	2.90	2.98	v	
V <sub>LVW4H</sub>	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±80	_	mV	
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V <sub>LVW1L</sub>	Level 1 falling (LVWV=00)	1.74	1.80	1.86	v	
V <sub>LVW2L</sub>	Level 2 falling (LVWV=01)	1.84	1.90	1.96	v	
V <sub>LVW3L</sub>	Level 3 falling (LVWV=10)	1.94	2.00	2.06	v	
V <sub>LVW4L</sub>	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±60	_	mV	
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period factory trimmed	900	1000	1100	μs	

### 5.2.2 LVD and POR operating requirements Table 2. LVD and POR operating requirements

1. Rising thresholds are falling threshold + hysteresis voltage

#### Nonswitching electrical specifications

- 5. 2 MHz core and system clocks, and 1 MHz bus clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash memory.
- 6. 2 MHz core and system clocks, and 1 MHz bus clock. MCG configured for BLPE mode. All peripheral clocks enabled, but peripherals are not in active operation. Code executing from flash memory.
- 7. 2 MHz core and system clocks, and 1 MHz bus clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 8. OSC clocks disabled.
- 9. All pads disabled.
- 10. Data reflects devices with 32 KB of RAM. For devices with 16 KB of RAM, power consumption is reduced by 500 nA. For devices with 8 KB of RAM, power consumption is reduced by 750 nA.
- 11. RTC function current includes LPTMR with OSC enabled with 32.768 kHz crystal at 3.0 V

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode, except for 50 MHz core (FEI mode)
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL
- For the ALLON curve, all peripheral clocks are enabled, but peripherals are not in active operation
- Voltage Regulator disabled
- No GPIOs toggled
- Code execution from flash memory with cache enabled



Figure 2. VLPR mode supply current vs. core frequency

### 5.2.6 EMC radiated emissions operating behaviors Table 6. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	20	dBµV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	19		
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	17		
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500–1000	16		
V <sub>RE_IEC</sub>	IEC level	0.15–1000	L	_	2, 3

 Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions, and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method.

## 5.3.1 General Switching Specifications

These general purpose specifications apply to all signals configured for EGPIO, MTIM, CMT, PDB, IRQ, and I<sup>2</sup>C signals. The conditions are 50 pf load,  $V_{DD} = 1.71$  V to 3.6 V, and full temperature range. The GPIO are set for high drive, no slew rate control, and no input filter, digital or analog, unless otherwise specified.

Symbol	Description	Min.	Max.	Unit
G1	Bus clock from CLK_OUT pin high to GPIO output valid	—	32	ns
G2	Bus clock from CLK_OUT pin high to GPIO output invalid (output hold)	1	—	ns
G3	GPIO input valid to bus clock high	28	_	ns
G4	Bus clock from CLK_OUT pin high to GPIO input invalid	—	4	ns
	GPIO pin interrupt pulse width (digital glitch filter disabled) Synchronous path <sup>1</sup>		_	Bus clock cycles
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) Asynchronous path <sup>2</sup>	100	_	ns
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) Asynchronous path <sup>2</sup>	50	_	ns
	External reset pulse width (digital glitch filter disabled)	100	—	ns
	Mode select (MS) hold time after reset deassertion	2	_	Bus clock cycles

### Table 9. EGPIO General Control Timing

1. The greater synchronous and asynchronous timing must be met.

2. This is the shortest pulse that is guaranteed to be recognized.





Board type	Symbol	Description	64 LQFP	48 LQFP	44 Laminate QFN	32 QFN	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	73	79	108	98	°C/W	1
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	54	55	69	33	°C/W	1
Single-layer (1s)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	61	66	91	81	°C/W	1
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	48	48	63	28	°C/W	1
_	R <sub>θJB</sub>	Thermal resistance, junction to board	37	34	44	13	°C/W	2
_	R <sub>θJC</sub>	Thermal resistance, junction to case	20	20	31	2.2	°C/W	3
_	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	5.0	4.0	6.0	6.0	°C/W	4

## 5.4.2 Thermal attributes

1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions —Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions — Forced Convection (Moving Air).

2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions —Junction-to-Board.

3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.

4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions – Natural Convection (Still Air).

# 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

### 6.1.1 Debug specifications

Table 12. Background debug mode (BDM) timing

Number	Symbol	Description	Min.	Max.	Unit
1	t <sub>MSSU</sub>	BKGD/MS setup time after issuing background debug force reset to enter user mode or BDM	500	_	ns
2	t <sub>MSH</sub>	BKGD/MS hold time after issuing background debug force reset to enter user mode or BDM <sup>1</sup>	100	_	μs

System modules

1. To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .

## 6.2 System modules

### 6.2.1 VREG electrical specifications

Table 13.	VREG electrical	specifications
-----------	-----------------	----------------

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	—	5.5	V	
I <sub>DDon</sub>	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	_	120	186	μΑ	
I <sub>DDstby</sub>	Quiescent current — Standby mode, load current equal zero	_	1.1	1.54	μA	
I <sub>DDoff</sub>	<ul> <li>I<sub>DDoff</sub> Quiescent current — Shutdown mode</li> <li>VREGIN = 5.0 V and temperature=25C</li> <li>Across operating voltage and temperature</li> </ul>		650 —	 4	nA μA	
I <sub>LOADrun</sub>	Maximum load current — Run mode	_	_	120	mA	
I <sub>LOADstby</sub>	Maximum load current — Standby mode		_	1	mA	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) > 3.6 V					
	Run mode	3	3.3	3.6	v	
	Standby mode	2.1	2.8	3.6	v	
V <sub>Reg33out</sub>	3out Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode		_	3.6	V	2
C <sub>OUT</sub>	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	—	100	mΩ	
I <sub>LIM</sub>	Short circuit current	_	290	_	mA	

1. Typical values assume VREGIN = 5.0 V, Temp = 25  $^{\circ}$ C unless otherwise stated.

2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to ILoad.

# 6.3 Clock modules

## 6.3.1 MCG specifications

### Table 14. MCG specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>	Internal reference factory trimmed at	frequency (slow clock) — nominal VDD and 25 °C		32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference trimmed	frequency (slow clock) — user	31.25		39.0625	kHz	
$\Delta_{fdco\_res\_t}$	Resolution of trimi frequency at fixed using SCTRIM an	med average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1
$\Delta f_{dco\_res\_t}$	Resolution of trimi frequency at fixed using SCTRIM on	_	± 0.2	± 0.5	%f <sub>dco</sub>	1	
Δf <sub>dco_t</sub>	Total deviation of frequency over vo	_	± 10	_	%f <sub>dco</sub>	1	
∆f <sub>dco_t</sub>	Total deviation of frequency over fix range of 0–70°C	_	± 1.0	± 4.5	%f <sub>dco</sub>	1	
f <sub>intf_ft</sub>	Internal reference factory trimmed at	_	3.3	4	MHz		
f <sub>intf_t</sub>	Internal reference trimmed at nomina	3		5	MHz		
f <sub>loc_low</sub>	Loss of external c RANGE = 00	(3/5) x f <sub>ints_t</sub>	_	_	kHz		
f <sub>loc_high</sub>	Loss of external c RANGE = 01, 10,	lock minimum frequency — or 11	(16/5) x f <sub>ints_t</sub>	_	_	kHz	
	•	FI	L	•			
f <sub>fll_ref</sub>	FLL reference free	quency range	31.25	—	39.0625	kHz	
f <sub>dco</sub>	DCO output	Low range (DRS=00)	20	20.97	25	MHz	2, 3
	frequency range	$640 \times f_{fll\_ref}$					
		Mid range (DRS=01)	40	41.94	50	MHz	
		$1280 \times f_{fll\_ref}$					
		Mid-high range (DRS=10)	60	62.91	75	MHz	
		1920 × f <sub>fll_ref</sub>					
		High range (DRS=11)	80	83.89	100	MHz	
		$2560 \times f_{fll\_ref}$					

Table continues on the next page ...

#### **Clock modules**

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>dco_t_DMX3</sub>	DCO output	Low range (DRS=00)	—	23.99	—	MHz	4, 5
2	trequency	$732 \times f_{fll\_ref}$					
		Mid range (DRS=01)	_	47.97		MHz	
		$1464 \times f_{fll\_ref}$					
		Mid-high range (DRS=10)	_	71.99		MHz	
		$2197 \times f_{fll\_ref}$					
		High range (DRS=11)	—	95.98		MHz	
		$2929 \times f_{fll\_ref}$					
J <sub>cyc_fll</sub>	FLL period jitter			180		ps	
	<ul> <li>f<sub>VCO</sub> = 48 MHz</li> <li>f<sub>VCO</sub> = 98 MHz</li> </ul>		—	150	_		
t <sub>fll_acquire</sub>	FLL target frequency acquisition time		—	_	1	ms	6
		_L					
f <sub>vco</sub>	VCO operating frequency		48.0	_	100	MHz	
I <sub>pli</sub>	PLL operating current • PLL @ 96 MHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = 2 MHz, VDIV multiplier = 48)			1060	_	μA	7
I <sub>pli</sub>	PLL operating cur PLL @ 48 M 2 MHz, VDI	rent 1Hz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = V multiplier = 24)	_	600	_	μA	7
f <sub>pll_ref</sub>	PLL reference free	quency range	2.0	_	4.0	MHz	
J <sub>cyc_pll</sub>	PLL period jitter (F	RMS)					8
	• f <sub>vco</sub> = 48 MH	łz	—	120	_	ps	
	• f <sub>vco</sub> = 100 M	Hz	—	50	_	ps	
J <sub>acc_pll</sub>	PLL accumulated	jitter over 1µs (RMS)					8
	• f <sub>vco</sub> = 48 MH	łz	—	1350	—	ps	
	• f <sub>vco</sub> = 100 M	Hz	—	600		ps	
D <sub>lock</sub>	Lock entry frequer	ncy tolerance	± 1.49	_	± 2.98	%	
D <sub>unl</sub>	Lock exit frequence	cy tolerance	± 4.47	_	± 5.97	%	
t <sub>pll_lock</sub>	Lock detector dete	ection time	—	_	$150 \times 10^{-6} + 1075(1/f_{pll_ref})$	S	9

#### Table 14. MCG specifications (continued)

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).

2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.

 The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco\_t</sub>) over voltage and temperature should be considered.

- 4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.

## 6.6 Analog

### 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 23 and Table 24 are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

			•	•			
Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	1.71	—	3.6	V	
ΔV <sub>DDA</sub>	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> - V <sub>DDA</sub> )	-100	0	+100	mV	2
ΔV <sub>SSA</sub>	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> - V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	V <sub>DDA</sub>	V <sub>DDA</sub>	V	
V <sub>REFL</sub>	Reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
V <sub>ADIN</sub>	Input voltage		V <sub>REFL</sub>	—	V <sub>REFH</sub>	V	
C <sub>ADIN</sub>	Input capacitance	<ul> <li>16 bit modes</li> <li>8/10/12 bit modes</li> </ul>	_	8 4	10 5	pF	
R <sub>ADIN</sub>	Input resistance		—	2	5	kΩ	
R <sub>AS</sub>	Analog source resistance	13/12 bit modes f <sub>ADCK</sub> < 4MHz	_	_	5	kΩ	3
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13 bit modes	1.0	_	18.0	MHz	4
f <sub>ADCK</sub>	ADC conversion clock frequency	16 bit modes	2.0	_	12.0	MHz	4

#### 6.6.1.1 16-bit ADC operating conditions Table 23. 16-bit ADC operating conditions

Table continues on the next page...







Typical ADC 16-bit Single-Ended ENOB vs ADC Clock 100Hz, 90% FS Sine Input

Figure 11. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

Analog

#### 12-bit DAC electrical characteristics

- 5. Calculated by a best fit curve from V\_{SS}+100 mV to V\_{DACR}-100 mV
- VDDA = 3.0V, reference select set for VDDA (DACx\_CO:DACRFS = 1), high power mode(DACx\_CO:LPEN = 0), DAC set to 0x800, Temp range from -40C to 105C



Figure 14. Typical INL error vs. digital code

**Communication interfaces** 



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



#### Figure 16. SPI master mode timing (CPHA=0)

1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

#### Figure 17. SPI master mode timing (CPHA=1)

Num.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>BUS</sub> /4	Hz	f <sub>BUS</sub> is the bus clock as defined in Table 8.

#### Table 33. SPI slave mode timing

Table continues on the next page ...

Human-machine interfaces (HMI)



NOTE: Not defined!



# 6.9 Human-machine interfaces (HMI)

## 6.9.1 TSI electrical specifications

Table 34. TSI electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DDTSI</sub>	Operating voltage	1.71	—	3.6	V	
C <sub>ELE</sub>	Target electrode capacitance range	1	20	500	pF	1
f <sub>REFmax</sub>	Reference oscillator frequency	_	5.5	14	MHz	2
f <sub>ELEmax</sub>	Electrode oscillator frequency	—	0.5	4.0	MHz	3
C <sub>REF</sub>	Internal reference capacitor	0.5	1	1.2	pF	
V <sub>DELTA</sub>	Oscillator delta voltage	100	600	760	mV	4
I <sub>REF</sub>	Reference oscillator current source base current	_	1.133	1.5	μA	3,5
	• 32uA setting (REFCHRG=31)	—	36	50		
I <sub>ELE</sub>	Electrode oscillator current source base current • 1uA setting (EXTCHRG=0)	_	1.133	1.5	μA	3,6
	<ul> <li>32uA setting (EXTCHRG=31)</li> </ul>	—	36	50		
Pres5	Electrode capacitance measurement precision	—	8.3333	38400	%	7
Pres20	Electrode capacitance measurement precision	_	8.3333	38400	%	8
Pres100	Electrode capacitance measurement precision		8.3333	38400	%	9
MaxSens	Maximum sensitivity	0.003	12.5		fF/count	10

Table continues on the next page ...



Figure 23. 32-pin QFN

## 8.3 Module-by-module signals

### NOTE

- On PTB0, EZP\_MS\_b is active only during reset. Refer to the detailed boot description.
- PTC1 is open drain.

#### Table 35. Module signals by GPIO port and pin

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)	
Power and ground						
1					VDD	
24	20	18			VDD	

Table continues on the next page ...

Table 35.	Module signals b	v GPIO port a	and pin (	(continued)
	module signals b	y ai io poit t		continucuj

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
39	27	25	19	PTB2	TSI0_CH13
40	28	26	20	PTB3	TSI0_CH14
41	29			PTE4	TSI0_CH15
	•	PD	)B0		
44	31	27		PTE7	PDB0_EXTRG
63	47	43	31	PTC4	PDB0_EXTRG
		FT	MO		
34				PTE1	FTM_FLT0
25	21	19	15	PTA6	FTM_FLT1
36	26	24	18	PTB1	FTM_FLT2 / FTM0_QD_PHB
26				PTD2	FTM0_CH0/ FTM0_QD_PHA
27	22	20		PTD3	FTM0_CH1 / FTM0_QD_PHB
30	23	21	16	PTA7	FTM0_QD_PHA
51	38	34	27	PTC0	TMR_CLKIN0
50	37	33	26	PTB7	TMR_CLKIN1
		FT	M1	·	
34				PTE1	FTM_FLT0
25	21	19	15	PTA6	FTM_FLT1
36	26	24	18	PTB1	FTM_FLT2
7	3	1	1	PTA0	FTM1_CH0
8	4	2	2	PTA1	FTM1_CH1
9	5	3	3	PTA2	FTM1_CH2
10	6	4	4	PTA3	FTM1_CH3
11	7	5	5	PTA4	FTM1_CH4
12	8	6	6	PTA5	FTM1_CH5
51	38	34	27	PTC0	TMR_CLKIN0
50	37	33	26	PTB7	TMR_CLKIN1
		M	ГІМ		
51	38	34	27	PTC0	TMR_CLKIN0
50	37	33	26	PTB7	TMR_CLKIN1
		Mini-F	lexBus		
36	26	24	18	PTB1	FB_CLKOUT
27	22	20		PTD3	FBa_AD0

Table continues on the next page...

Table 35.	Module signals by	y GPIO p	port and p	pin (	(continued)	)
-----------	-------------------	----------	------------	-------	-------------	---

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
60	44	40		PTF6	FBa_D1
59	43	39		PTF5	FBa_D2
58	42	38		PTF4	FBa_D3
31	24	22		PTD6	FBa_D4
30	23	21	16	PTA7	FBa_D5
27	22	20		PTD3	FBa_D6
25	21	19	15	PTA6	FBa_D7
44	31	27		PTE7	FBa_RW_b
	•	I2C0 ai	nd I2C1	•	
3				PTC6	I2C0_SCL
35	25	23	17	PTB0	I2C0_SCL
4				PTC7	I2C0_SDA
36	26	24	18	PTB1	I2C0_SDA
6	2			PTD1	I2C1_SCL
42	30			PTE5	I2C1_SCL
51	38	34	27	PTC0	I2C1_SCL
5	1			PTD0	I2C1_SDA
43				PTE6	I2C1_SDA
50	37	33	26	PTB7	I2C1_SDA
		12C2 ai	nd I2C3		
7	3	1	1	PTA0	I2C2_SCL
11	7	5	5	PTA4	I2C2_SCL
8	4	2	2	PTA1	I2C2_SDA
12	8	6	6	PTA5	I2C2_SDA
32				PTD7	I2C3_SCL
37				PTE2	I2C3_SCL
33				PTE0	I2C3_SDA
38				PTE3	I2C3_SDA
		SF	210		
39	27	25	19	PTB2	SPI0_MISO
55				PTF2	SPI0_MISO
63	47	43	31	PTC4	SPI0_MISO
38				PTE3	SPI0_MOSI
40	28	26	20	PTB3	SPI0_MOSI
56	40	36		PTF3	SPI0_MOSI

Table continues on the next page...

**Revision History** 

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
31	24	22		PTD6	UART0_RX
43				PTE6	UART0_RX
63	47	43	31	PTC4	UART0_RX
3				PTC6	UART0_TX
30	23	21	16	PTA7	UART0_TX
44	31	27		PTE7	UART0_TX
64	48	44	32	PTC5	UART0_TX
		UA	RT1		
11	7	5	5	PTA4	UART1_CTS_b
58	42	38		PTF4	UART1_CTS_b
12	8	6	6	PTA5	UART1_RTS_b
57	41	37	29	PTC2	UART1_RTS_b
10	6	4	4	PTA3	UART1_RX
59	43	39		PTF5	UART1_RX
9	5	3	3	PTA2	UART1_TX
60	44	40		PTF6	UART1_TX

 Table 35. Module signals by GPIO port and pin (continued)

# 9 Revision History

The following table summarizes content changes since the previous release of this document.

Table 36.	Revision	History
-----------	----------	---------

Rev. No.	Date	Substantial Changes
6	01/2012	Thermal operating requirements: Changed maximum $T_{\rm J}$ value from 125°C to 115°C