

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 2x16b, 12x16b; D/A 1x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf51qm64vlf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device:

- 1. Go to http://www.freescale.com.
- 2. Perform a part number search for the following partial device numbers: PCF51QM and MCF51QM.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q CCCC DD MMM T PP

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
сссс	Core code	CF51 = ColdFire V1
DD	Device number	JF, JU, QF, QH, QM, QU

Table continues on the next page...

3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
I _{WP}	Digital I/O weak pullup/ pulldown current	10	130	μΑ

3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins		7	pF

3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
V _{LVW1H}	Level 1 falling (LVWV=00)	2.62	2.70	2.78	v	
V _{LVW2H}	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V _{LVW3H}	Level 3 falling (LVWV=10)	2.82	2.90	2.98	v	
V _{LVW4H}	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	_	±80	_	mV	
V _{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V _{LVW1L}	Level 1 falling (LVWV=00)	1.74	1.80	1.86	v	
V _{LVW2L}	Level 2 falling (LVWV=01)	1.84	1.90	1.96	v	
V _{LVW3L}	Level 3 falling (LVWV=10)	1.94	2.00	2.06	v	
V _{LVW4L}	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	_	±60	_	mV	
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t _{LPO}	Internal low power oscillator period factory trimmed	900	1000	1100	μs	

5.2.2 LVD and POR operating requirements Table 2. LVD and POR operating requirements

1. Rising thresholds are falling threshold + hysteresis voltage

Nonswitching electrical specifications

- 2. $V_{DD} = 3 \text{ V}, \text{ T}_{A} = 25 \text{ °C}, \text{ f}_{OSC} = 32 \text{ kHz} \text{ (crystal)}, \text{ f}_{BUS} = 24 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method.

5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to http://www.freescale.com.
- 2. Perform a keyword search for "EMC design."

5.2.8 Capacitance attributes

Table 7. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN_A}	Input capacitance: analog pins	—	7	pF
C _{IN_D}	Input capacitance: digital pins	—	7	pF

5.3 Switching electrical specifications

Table 8. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes	
Normal run mode						
f _{SYS}	System and core clock	_	50	MHz		
f _{BUS}	Bus clock	_	25	MHz		
FB_CLK	Mini-FlexBus clock	_	25	MHz	1	
f _{LPTMR}	LPTMR clock	—	25	MHz		
	VLPR mode				·	
f _{SYS}	System and core clock	_	2	MHz		
f _{BUS}	Bus clock	—	1	MHz		
FB_CLK	Mini-FlexBus clock	_	1	MHz	1	
f _{LPTMR}	LPTMR clock ²	_	25	MHz		

1. When the Mini-FlexBus is enabled, its clock frequency is always the same as the bus clock frequency.

2. A maximum frequency of 25 MHz for the LPTMR in VLPR mode is possible when the LPTMR is configured for pulse counting mode and is driven externally via the LPTMR_ALT1, LPTMR_ALT2, or LPTMR_ALT3 pin.

Board type	Symbol	Description	64 LQFP	48 LQFP	44 Laminate QFN	32 QFN	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	73	79	108	98	°C/W	1
Four-layer (2s2p)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	54	55	69	33	°C/W	1
Single-layer (1s)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	61	66	91	81	°C/W	1
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	48	48	63	28	°C/W	1
_	R _{θJB}	Thermal resistance, junction to board	37	34	44	13	°C/W	2
_	R _{θJC}	Thermal resistance, junction to case	20	20	31	2.2	°C/W	3
_	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	5.0	4.0	6.0	6.0	°C/W	4

5.4.2 Thermal attributes

1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions —Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions — Forced Convection (Moving Air).

2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions —Junction-to-Board.

3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.

4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions – Natural Convection (Still Air).

6 Peripheral operating requirements and behaviors

6.1 Core modules

6.1.1 Debug specifications

Table 12. Background debug mode (BDM) timing

Number	Symbol	Description	Min.	Max.	Unit
1	t _{MSSU}	BKGD/MS setup time after issuing background debug force reset to enter user mode or BDM	500	_	ns
2	t _{MSH}	BKGD/MS hold time after issuing background debug force reset to enter user mode or BDM ¹	100	_	μs

6.3 Clock modules

6.3.1 MCG specifications

Table 14. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes	
f _{ints_ft}	Internal reference factory trimmed at		32.768	_	kHz		
f _{ints_t}	Internal reference trimmed	frequency (slow clock) — user	31.25		39.0625	kHz	
$\Delta_{fdco_res_t}$	Resolution of trimi frequency at fixed using SCTRIM an	med average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f _{dco}	1
$\Delta f_{dco_res_t}$	Resolution of trimi frequency at fixed using SCTRIM on	med average DCO output voltage and temperature — ly	_	± 0.2	± 0.5	%f _{dco}	1
Δf _{dco_t}	Total deviation of frequency over vo	trimmed average DCO output Itage and temperature	_	± 10	_	%f _{dco}	1
∆f _{dco_t}	Total deviation of frequency over fix range of 0–70°C	_	± 1.0	± 4.5	%f _{dco}	1	
f _{intf_ft}	Internal reference factory trimmed at	_	3.3	4	MHz		
f _{intf_t}	Internal reference trimmed at nomina	3		5	MHz		
f _{loc_low}	Loss of external c RANGE = 00	(3/5) x f _{ints_t}	_	_	kHz		
f _{loc_high}	Loss of external c RANGE = 01, 10,	(16/5) x f _{ints_t}	_	_	kHz		
	•	FI	L	•			
f _{fll_ref}	FLL reference free	quency range	31.25	—	39.0625	kHz	
f _{dco}	DCO output	Low range (DRS=00)	20	20.97	25	MHz	2, 3
	frequency range	$640 \times f_{fll_ref}$					
		Mid range (DRS=01)	40	41.94	50	MHz	
		$1280 \times f_{fll_ref}$					
		Mid-high range (DRS=10)	60	62.91	75	MHz	
		1920 × f _{fll_ref}					
		High range (DRS=11)	80	83.89	100	MHz	
		$2560 \times f_{fll_ref}$					

Table continues on the next page ...



Figure 5. EEPROM backup writes to FlexRAM

6.4.2 EzPort Switching Specifications

All timing is shown with respect to a maximum pin load of 50 pF and input signal transitions of 3 ns.

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	_	f _{SYS} /2	MHz
EP1a	EZP_CK frequency of operation (READ command)		f _{SYS} /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t _{EZP_CK}		ns
EP3	EZP_CS input valid to EZP_CK high (setup)	15	_	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	0.0	—	ns
EP5	EZP_D input valid to EZP_CK high (setup)	15	_	ns

Table 21. EzPort switching specifications

Table continues on the next page...

Num	Description	Min.	Max.	Unit
EP6	EZP_CK high to EZP_D input invalid (hold)	0.0	—	ns
EP7	EZP_CK low to EZP_Q output valid (setup)	_	25	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0.0	—	ns
EP9	EZP_CS negation to EZP_Q tri-state	—	12	ns

Table 21. EzPort switching specifications (continued)



Figure 6. EzPort Timing Diagram

6.4.3 Mini-Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Mini-Flexbus output clock (FB_CLK). All other timing relationships can be derived from these values.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	
	Frequency of operation		25	MHz	
FB1	Clock period	40	_	ns	

Table 22.	Flexbus	switching	specifications
-----------	---------	-----------	----------------

Table continues on the next page...

Table 22. Flexbus switching specifications (continued)

Num	Description	Min.	Max.	Unit	Notes
FB2	Address, data, and control output valid		20	ns	1
FB3	Address, data, and control output hold	1	—	ns	1
FB4	Data and FB_TA input setup	20	—	ns	2
FB5	Data and FB_TA input hold	10	—	ns	2

1. Specification is valid for all FB_AD[31:0], FB_CSn, FB_OE, FB_R/W, and FB_TS.

2. Specification is valid for all FB_AD[31:0].

Note

The following diagrams refer to signal names that may not be included on your particular device. Ignore these extraneous signals.

Also, ignore the AA=0 portions of the diagrams because this setting is not supported in the Mini-FlexBus.



Figure 7. Mini-FlexBus read timing diagram

Analog

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
C _{rate}	ADC conversion	≤ 13 bit modes					5
	rate	No ADC hardware averaging	20.000	_	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C _{rate}	ADC conversion	16 bit modes					5
	rate	No ADC hardware averaging	37.037	_	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

 Table 23.
 16-bit ADC operating conditions (continued)

 Typical values assume V_{DDA} = 3.0 V, Temp = 25°C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

2. DC potential difference.

3. This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the best results. The results in this datasheet were derived from a system which has <8 Ω analog source resistance. The R_{AS}/ C_{AS} time constant should be kept to <1ns.

4. To use the maximum ADC conversion clock frequency, the ADHSC bit should be set and the ADLPC bit should be clear.

5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool: http://cache.freescale.com/ files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpsp=1



Figure 9. ADC input impedance equivalency diagram

6.6.1.2 16-bit ADC electrical characteristics Table 24. 16-bit ADC characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA})

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
I _{DDA_ADC}	Supply current		0.215	_	1.7	mA	3
	ADC	ADLPC=1, ADHSC=0	1.2	2.4	3.9	MHz	t _{ADACK} = 1/
	asynchronous clock source	ADLPC=1, ADHSC=1	3.0	4.0	7.3	MHz	f _{ADACK}
TADACK		ADLPC=0, ADHSC=0	2.4	5.2	6.1	MHz	
		ADLPC=0, ADHSC=1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapte	r for sample t	times			
TUE	Total unadjusted	12 bit modes		±4	±6.8	LSB ⁴	5
	error	12 bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12 bit modes	_	±0.7	-1.1 to +1.9	LSB ⁴	5
		• <12 bit modes	_	±0.2	-0.3 to 0.5		
INL	Integral non- linearity	12 bit modes	_	±1.0	-2.7 to +1.9	LSB ⁴	5
		 <12 bit modes 	_	±0.5	-0.7 to +0.5		
E _{FS}	Full-scale error	12 bit modes	—	-4	-5.4	LSB ⁴	V _{ADIN} =
		• <12 bit modes		-1.4	-1.8		V _{DDA}
– Eo	Quantization	16 bit modes		-1 to 0			,
ĽQ	error	 <13 bit modes 		_	±0.5	LOD	
ENOB	of bits	16 bit differential mode	10.0				6
		• Avg=32	12.8	14.5	_	DITS	
		• AVg=4	11.9	13.8	_	DITS	
		16 bit single-ended mode					
		• Avg=32	12.2	13.0		bite	
		• Avg=4	11.4	13.1	_	bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02	2 × ENOB +	1.76	dB	
THD	Total harmonic	16 bit differential mode					7
	distortion	• Avg=32	_	-94	_	dB	
		16 bit single-ended mode	_	-85		dB	
		• Avg=32					

Table continues on the next page...

6.6.2 CMP and 6-bit DAC electrical specifications Table 25. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{DD}	Supply voltage	1.71	_	3.6	V
I _{DDHS}	Supply current, High-speed mode (EN=1, PMODE=1)	_	—	200	μΑ
I _{DDLS}	Supply current, low-speed mode (EN=1, PMODE=0)	_	—	20	μA
V _{AIN}	Analog input voltage	V _{SS} – 0.3	—	V _{DD}	V
V _{AIO}	Analog input offset voltage	_	—	20	mV
V _H	Analog comparator hysteresis ¹				
	• CR0[HYSTCTR] = 00	—	5	—	mV
	• CR0[HYSTCTR] = 01	—	10	—	mV
	• CR0[HYSTCTR] = 10	—	20	—	mV
	 CR0[HYSTCTR] = 11 	—	30	—	mV
V _{CMPOh}	Output high	V _{DD} – 0.5	—	_	V
V _{CMPOI}	Output low	_	_	0.5	V
t _{DHS}	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t _{DLS}	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay ²	_	—	40	μs
I _{DAC6b}	6-bit DAC current adder (enabled)	_	7	_	μA
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB ³
DNL	6-bit DAC differential non-linearity	-0.3	—	0.3	LSB

1. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD} -0.6V.

2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

3. 1 LSB = $V_{reference}/64$

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{out}	Voltage reference output with factory trim at nominal V_{DDA} and temperature=25C	1.1965	1.2	1.2027	V	
V _{out}	Voltage reference output with— factory trim	1.1584	—	1.2376	V	
V _{out}	Voltage reference output — user trim	1.198	—	1.202	V	
V _{step}	Voltage reference trim step	_	0.5		mV	
V _{tdrift}	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	80	mV	
I _{bg}	Bandgap only (MODE_LV = 00) current	—	—	80	μA	
l _{tr}	Tight-regulation buffer (MODE_LV =10) current	—	—	1.1	mA	
ΔV_{LOAD}	Load regulation (MODE_LV = 10)				mV	1
	• current = + 1.0 mA	_	2	_		
	• current = - 1.0 mA	_	5			
T _{stup}	Buffer startup time			100	μs	
V _{vdrift}	Voltage drift (Vmax -Vmin across the full voltage range) (MODE_LV = 10, REGEN = 1)	_	2		mV	

Table 29. VREF full-range operating behaviors

1. Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load

Table 30. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T _A	Temperature	0	50	°C	

Table 31. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{out}	Voltage reference output with factory trim	1.173	1.225	V	

6.7 Timers

See General Switching Specifications.

Communication interfaces



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



Figure 16. SPI master mode timing (CPHA=0)

1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 17. SPI master mode timing (CPHA=1)

Num.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	0	f _{BUS} /4	Hz	f _{BUS} is the bus clock as defined in Table 8.

Table 33. SPI slave mode timing

Table continues on the next page ...

Num.	Symbol	Description	Min.	Max.	Unit	Comment
2	t _{SPSCK}	SPSCK period	4 x t _{BUS}	_	ns	t _{BUS} = 1/ f _{BUS}
3	t _{Lead}	Enable lead time	1	—	t _{BUS}	—
4	t _{Lag}	Enable lag time	1	—	t _{BUS}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{BUS} - 30	—	ns	—
6	t _{SU}	Data setup time (inputs)	19.5	—	ns	—
7	t _{HI}	Data hold time (inputs)	0	—	ns	—
8	ta	Slave access time	_	t _{BUS}	ns	Time to data active from high- impedanc e state
9	t _{dis}	Slave MISO disable time	_	t _{BUS}	ns	Hold time to high- impedanc e state
10	t _v	Data valid (after SPSCK edge)	_	27	ns	—
11	t _{HO}	Data hold time (outputs)	0	_	ns	—
12	t _{RI}	Rise time input	_	t _{BUS} - 25	ns	—
	t _{FI}	Fall time input	1			
13	t _{RO}	Rise time output	_	25	ns	—
	t _{FO}	Fall time output]			

Table 33. SPI slave mode timing (continued)



NOTE: Not defined!



Human-machine interfaces (HMI)



NOTE: Not defined!



6.9 Human-machine interfaces (HMI)

6.9.1 TSI electrical specifications

Table 34. TSI electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{DDTSI}	Operating voltage	1.71	—	3.6	V	
C _{ELE}	Target electrode capacitance range	1	20	500	pF	1
f _{REFmax}	Reference oscillator frequency	_	5.5	14	MHz	2
f _{ELEmax}	Electrode oscillator frequency	_	0.5	4.0	MHz	3
C _{REF}	Internal reference capacitor	0.5	1	1.2	pF	
V _{DELTA}	Oscillator delta voltage	100	600	760	mV	4
I _{REF}	Reference oscillator current source base current	_	1.133	1.5	μA	3,5
	• 32uA setting (REFCHRG=31)	—	36	50		
I _{ELE}	Electrode oscillator current source base current • 1uA setting (EXTCHRG=0)	_	1.133	1.5	μA	3,6
	• 32uA setting (EXTCHRG=31)	—	36	50		
Pres5	Electrode capacitance measurement precision	_	8.3333	38400	%	7
Pres20	Electrode capacitance measurement precision	_	8.3333	38400	%	8
Pres100	Electrode capacitance measurement precision	—	8.3333	38400	%	9
MaxSens	Maximum sensitivity	0.003	12.5	_	fF/count	10

Table continues on the next page ...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
Res	Resolution	—	—	16	bits	
T _{Con20}	Response time @ 20 pF	8	15	25	μs	11
I _{TSI_RUN}	Current added in run mode	_	55	_	μA	
I _{TSI_LP}	Low power mode current adder		1.3	2.5	μA	12

Table 34. TSI electrical specifications (continued)

1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.

- 2. CAPTRM=7, DELVOL=7, and fixed external capacitance of 20 pF.
- 3. CAPTRM=0, DELVOL=2, and fixed external capacitance of 20 pF.
- 4. CAPTRM=0, EXTCHRG=9, and fixed external capacitance of 20 pF.
- 5. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
- 6. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
- 7. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; lext = 16.
- 8. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; lext = 16.
- 9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; lext = 16.
- 10. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes, it is equal to (C_{ref} * I_{ext})/(I_{ref} * PS * NSCN). Sensitivity depends on the configuration used. The typical value listed is based on the following configuration: lext = 5 μA, EXTCHRG = 4, PS = 128, NSCN = 2, I_{ref} = 16 μA, REFCHRG = 15, C_{ref} = 1.0 pF. The minimum sensitivity describes the smallest possible capacitance that can be measured by a single count (this is the best sensitivity but is described as a minimum because it's the smallest number). The minimum sensitivity parameter is based on the following configuration: I_{ext} = 1 μA, EXTCHRG = 0, PS = 128, NSCN = 32, I_{ref} = 32 μA, REFCHRG = 31, C_{ref} = 0.5 pF
- 11. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, DELVOL = 2, EXTCHRG = 15.
- 12. CAPTRM=7, DELVOL=2, REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to http://www.freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number		
32-pin QFN	98ARE10566D		
44-pin Laminate QFN	98ASA00239D		
48-pin LQFP	98ASH00962A		
64-pin LQFP	98ASS23234W		

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$

© 2010–2012 Freescale Semiconductor, Inc.



Document Number: MCF51QM128 Rev. 6, 01/2012