

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM
Number of I/O	31
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 14x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFLGA Exposed Pad
Supplier Device Package	44-MAPLGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pcf51qm128vhs

Table of Contents

1 Ordering parts.....	3	5.3.1 General Switching Specifications.....	18
1.1 Determining valid orderable parts.....	3	5.4 Thermal specifications.....	20
2 Part identification.....	3	5.4.1 Thermal operating requirements.....	20
2.1 Description.....	3	5.4.2 Thermal attributes.....	21
2.2 Format.....	3	6 Peripheral operating requirements and behaviors.....	21
2.3 Fields.....	3	6.1 Core modules.....	21
2.4 Example.....	4	6.1.1 Debug specifications.....	21
3 Terminology and guidelines.....	4	6.2 System modules.....	22
3.1 Definition: Operating requirement.....	4	6.2.1 VREG electrical specifications.....	22
3.2 Definition: Operating behavior.....	5	6.3 Clock modules.....	23
3.3 Definition: Attribute.....	5	6.3.1 MCG specifications.....	23
3.4 Definition: Rating.....	5	6.3.2 Oscillator electrical specifications.....	25
3.5 Result of exceeding a rating.....	6	6.4 Memories and memory interfaces.....	27
3.6 Relationship between ratings and operating requirements.....	6	6.4.1 Flash (FTFL) electrical specifications.....	27
3.7 Guidelines for ratings and operating requirements.....	6	6.4.2 EzPort Switching Specifications.....	32
3.8 Definition: Typical value.....	7	6.4.3 Mini-Flexbus Switching Specifications.....	33
4 Ratings.....	8	6.5 Security and integrity modules.....	36
4.1 Thermal handling ratings.....	8	6.6 Analog.....	37
4.2 Moisture handling ratings.....	8	6.6.1 ADC electrical specifications.....	37
4.3 ESD handling ratings.....	9	6.6.2 CMP and 6-bit DAC electrical specifications.....	42
4.4 Voltage and current operating ratings.....	9	6.6.3 12-bit DAC electrical characteristics.....	44
5 General.....	9	6.6.4 Voltage reference electrical specifications.....	47
5.1 Typical Value Conditions.....	9	6.7 Timers.....	48
5.2 Nonswitching electrical specifications.....	10	6.8 Communication interfaces.....	49
5.2.1 Voltage and Current Operating Requirements.....	10	6.8.1 SPI switching specifications.....	49
5.2.2 LVD and POR operating requirements.....	11	6.9 Human-machine interfaces (HMI).....	52
5.2.3 Voltage and current operating behaviors.....	12	6.9.1 TSI electrical specifications.....	52
5.2.4 Power mode transition operating behaviors.....	12	7 Dimensions.....	53
5.2.5 Power consumption operating behaviors.....	13	7.1 Obtaining package dimensions.....	53
5.2.6 EMC radiated emissions operating behaviors.....	17	8 Pinout.....	54
5.2.7 Designing with radiated emissions in mind.....	18	8.1 Signal Multiplexing and Pin Assignments.....	54
5.2.8 Capacitance attributes.....	18	8.2 Pinout diagrams.....	56
5.3 Switching electrical specifications.....	18	8.3 Module-by-module signals.....	60
		9 Revision History.....	70

Terminology and guidelines

Field	Description	Values
MMM	Memory size (program flash memory) ¹	<ul style="list-style-type: none">• 32 = 32 KB• 64 = 64 KB• 128 = 128 KB
T	Temperature range, ambient (°C)	V = -40 to 105
PP	Package identifier	<ul style="list-style-type: none">• FM = 32 QFN (5 mm x 5 mm)• HS = 44 Laminate QFN (5 mm x 5 mm)• LF = 48 LQFP (7 mm x 7 mm)• LH = 64 LQFP (10 mm x 10 mm)

1. All parts also have FlexNVM, FlexRAM, and RAM.

2.4 Example

This is an example part number:

MCF51QM128VLH

3 Terminology and guidelines

3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	0.9	1.1	V

5.2 Nonswitching electrical specifications

5.2.1 Voltage and Current Operating Requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	3.6	V	
V_{DDA}	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V_{DD} -to- V_{DDA} differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V_{SS} -to- V_{SSA} differential voltage	-0.1	0.1	V	
V_{IH}	Input high voltage • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ • $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	$0.7 \times V_{DD}$ $0.75 \times V_{DD}$	— —	V V	1
V_{IL}	Input low voltage • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ • $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	— —	$0.35 \times V_{DD}$ $0.3 \times V_{DD}$	V V	2
I_{IC}	DC injection current — single pin • $V_{IN} > V_{DD}$ • $V_{IN} < V_{SS}$	0 0	2 -0.2	mA mA	3
	DC injection current — total MCU limit, includes sum of all stressed pins • $V_{IN} > V_{DD}$ • $V_{IN} < V_{SS}$	0 0	25 -5	mA mA	3
V_{RAM}	V_{DD} voltage required to retain RAM	1.2	—	V	

1. The device always interprets an input as a 1 when the input is greater than or equal to V_{IH} (min.) and less than or equal to V_{IH} (max.), regardless of whether input hysteresis is turned on.
2. The device always interprets an input as a 0 when the input is less than or equal to V_{IL} (max.) and greater than or equal to V_{IL} (min.), regardless of whether input hysteresis is turned on.
3. All functional non-supply pins are internally clamped to VSS and VDD. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values. Power supply must maintain regulation within operating VDD range during instantaneous and operating maximum current conditions. If positive injection current ($V_{IN} > V_{DD}$) is greater than IDD, the injection current may flow out of VDD and could result in external power supply going out of regulation. Ensure external VDD load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

Table 4. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t_{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	—	300	μs	1
	• VLLS1 → RUN	—	150	μs	1, 2
	• VLLS2 → RUN	—	75	μs	1, 2
	• VLLS3 → RUN	—	75	μs	1, 2
	• LLS → RUN	—	6.5	μs	2
	• VLPS → RUN	—	4.6	μs	2
	• STOP → RUN	—	4.6	μs	2

1. Normal boot (FTFL_FOPT[LPBOOT] is 1)
2. The wakeup time includes the execution time for a small amount of firmware used to produce a GPIO clear event. Wakeup time is measured from the falling edge of the external wakeup event to the falling edge of a GPIO clear performed by software.

5.2.5 Power consumption operating behaviors

Table 5. Power consumption operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I_{DDA}	Analog supply current	—	—	See note	mA	1
I_{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from RAM <ul style="list-style-type: none"> • @ 1.8 V • @ 3.0 V 	—	13	—	mA	2
I_{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash memory with page buffering disabled <ul style="list-style-type: none"> • @ 1.8 V • @ 3.0 V 	—	14.3	—	mA	2
		—	14.5	17.9	mA	

Table continues on the next page...

Nonswitching electrical specifications

2. $V_{DD} = 3 \text{ V}$, $T_A = 25^\circ\text{C}$, $f_{OSC} = 32 \text{ kHz}$ (crystal), $f_{BUS} = 24 \text{ MHz}$
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*.

5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to <http://www.freescale.com>.
2. Perform a keyword search for “EMC design.”

5.2.8 Capacitance attributes

Table 7. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C_{IN_A}	Input capacitance: analog pins	—	7	pF
C_{IN_D}	Input capacitance: digital pins	—	7	pF

5.3 Switching electrical specifications

Table 8. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
Normal run mode					
f_{SYS}	System and core clock	—	50	MHz	
f_{BUS}	Bus clock	—	25	MHz	
FB_CLK	Mini-FlexBus clock	—	25	MHz	1
f_{LPTMR}	LPTMR clock	—	25	MHz	
VLPR mode					
f_{SYS}	System and core clock	—	2	MHz	
f_{BUS}	Bus clock	—	1	MHz	
FB_CLK	Mini-FlexBus clock	—	1	MHz	1
f_{LPTMR}	LPTMR clock ²	—	25	MHz	

1. When the Mini-FlexBus is enabled, its clock frequency is always the same as the bus clock frequency.
2. A maximum frequency of 25 MHz for the LPTMR in VLPR mode is possible when the LPTMR is configured for pulse counting mode and is driven externally via the LPTMR_ALT1, LPTMR_ALT2, or LPTMR_ALT3 pin.

System modules

1. To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .

6.2 System modules

6.2.1 VREG electrical specifications

Table 13. VREG electrical specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	—	5.5	V	
I _{DDon}	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	—	120	186	μA	
I _{DDstby}	Quiescent current — Standby mode, load current equal zero	—	1.1	1.54	μA	
I _{DOff}	Quiescent current — Shutdown mode <ul style="list-style-type: none"> • VREGIN = 5.0 V and temperature=25C • Across operating voltage and temperature 	— —	650 —	— 4	nA μA	
I _{LOADrun}	Maximum load current — Run mode	—	—	120	mA	
I _{LOADstby}	Maximum load current — Standby mode	—	—	1	mA	
V _{Reg33out}	Regulator output voltage — Input supply (VREGIN) > 3.6 V <ul style="list-style-type: none"> • Run mode • Standby mode 	3 2.1	3.3 2.8	3.6 3.6	V V	
V _{Reg33out}	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	—	3.6	V	²
C _{OUT}	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	—	100	mΩ	
I _{LIM}	Short circuit current	—	290	—	mA	

1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.
2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I_{Load}.

6.3 Clock modules

6.3.1 MCG specifications

Table 14. MCG specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
f_{ints_ft}	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	—	32.768	—	kHz	
f_{ints_t}	Internal reference frequency (slow clock) — user trimmed	31.25	—	39.0625	kHz	
$\Delta f_{dco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	—	± 0.3	± 0.6	% f_{dco}	1
$\Delta f_{dco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only	—	± 0.2	± 0.5	% f_{dco}	1
Δf_{dco_t}	Total deviation of trimmed average DCO output frequency over voltage and temperature	—	± 10	—	% f_{dco}	1
Δf_{dco_t}	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	—	± 1.0	± 4.5	% f_{dco}	1
f_{intf_ft}	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	—	3.3	4	MHz	
f_{intf_t}	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	—	5	MHz	
f_{loc_low}	Loss of external clock minimum frequency — RANGE = 00	(3/5) x f_{ints_t}	—	—	kHz	
f_{loc_high}	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) x f_{ints_t}	—	—	kHz	
FLL						
f_{fill_ref}	FLL reference frequency range	31.25	—	39.0625	kHz	
f_{dco}	DCO output frequency range	Low range (DRS=00) 640 × f_{fill_ref}	20	20.97	25	MHz
		Mid range (DRS=01) 1280 × f_{fill_ref}	40	41.94	50	MHz
		Mid-high range (DRS=10) 1920 × f_{fill_ref}	60	62.91	75	MHz
		High range (DRS=11) 2560 × f_{fill_ref}	80	83.89	100	MHz

Table continues on the next page...

6.3.2.2 Oscillator frequency specifications

Table 16. Oscillator frequency specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
f_{osc_lo}	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	—	40	kHz	
$f_{osc_hi_1}$	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	1	—	8	MHz	
$f_{osc_hi_2}$	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	—	32	MHz	
f_{ec_extal}	Input clock frequency (external clock mode)	—	—	50	MHz	1, 2
t_{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t_{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	—	750	—	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	—	250	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	—	0.6	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	—	1	—	ms	

1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

6.4 Memories and memory interfaces

6.4.1 Flash (FTFL) electrical specifications

This section describes the electrical characteristics of the FTFL module.

6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 18. Flash command timing specifications (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{setramff}$	Set FlexRAM Function execution time: <ul style="list-style-type: none">• Control Code 0xFF	—	50	—	μs	
$t_{setram8k}$	<ul style="list-style-type: none">• 8 KB EEPROM backup	—	0.3	0.5	ms	
$t_{setram32k}$	<ul style="list-style-type: none">• 32 KB EEPROM backup	—	0.7	1.0	ms	
Byte-write to FlexRAM for EEPROM operation						
$t_{eewr8bers}$	Byte-write to erased FlexRAM location execution time	—	175	260	μs	3
Word-write to FlexRAM for EEPROM operation						
$t_{eewr16bers}$	Word-write to erased FlexRAM location execution time	—	175	260	μs	
Longword-write to FlexRAM for EEPROM operation						
$t_{eewr32bers}$	Longword-write to erased FlexRAM location execution time	—	360	540	μs	
Word-write to FlexRAM for EEPROM operation						
$t_{eewr16b8k}$	Word-write to FlexRAM execution time: <ul style="list-style-type: none">• 8 KB EEPROM backup	—	340	1700	μs	
$t_{eewr16b16k}$	<ul style="list-style-type: none">• 16 KB EEPROM backup	—	385	1800	μs	
$t_{eewr16b32k}$	<ul style="list-style-type: none">• 32 KB EEPROM backup	—	475	2000	μs	
Longword-write to FlexRAM for EEPROM operation						
$t_{eewr32b8k}$	Longword-write to FlexRAM execution time: <ul style="list-style-type: none">• 8 KB EEPROM backup	—	545	1950	μs	
$t_{eewr32b16k}$	<ul style="list-style-type: none">• 16 KB EEPROM backup	—	630	2050	μs	
$t_{eewr32b32k}$	<ul style="list-style-type: none">• 32 KB EEPROM backup	—	810	2250	μs	

1. Assumes 25MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

6.4.1.3 Flash (FTFL) current and power specifications

Table 19. Flash (FTFL) current and power specifications

Symbol	Description	Typ.	Unit
I_{DD_PGM}	Worst case programming current in program flash	10	mA

6.4.1.4 Reliability specifications


Table 20. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
Program Flash						
$t_{\text{nvmret}10k}$	Data retention after up to 10 K cycles	5	50	—	years	2
$t_{\text{nvmret}1k}$	Data retention after up to 1 K cycles	10	100	—	years	2
$t_{\text{nvmret}100}$	Data retention after up to 100 cycles	15	100	—	years	2
$n_{\text{nvmcy}cp}$	Cycling endurance	10 K	35 K	—	cycles	3
Data Flash						
$t_{\text{nvmretd}10k}$	Data retention after up to 10 K cycles	5	50	—	years	2
$t_{\text{nvmretd}1k}$	Data retention after up to 1 K cycles	10	100	—	years	2
$t_{\text{nvmretd}100}$	Data retention after up to 100 cycles	15	100	—	years	2
$n_{\text{nvmcy}cd}$	Cycling endurance	10 K	35 K	—	cycles	3
FlexRAM as EEPROM						
$t_{\text{nvmretee}100}$	Data retention up to 100% of write endurance	5	50	—	years	2
$t_{\text{nvmretee}10}$	Data retention up to 10% of write endurance	10	100	—	years	2
$t_{\text{nvmretee}1}$	Data retention up to 1% of write endurance	15	100	—	years	2
$n_{\text{nvmwree}16}$	Write endurance					4
	• EEPROM backup to FlexRAM ratio = 16	35 K	175 K	—	writes	
	• EEPROM backup to FlexRAM ratio = 128	315 K	1.6 M	—	writes	
	• EEPROM backup to FlexRAM ratio = 512	1.27 M	6.4 M	—	writes	
	• EEPROM backup to FlexRAM ratio = 4096	10 M	50 M	—	writes	
	• EEPROM backup to FlexRAM ratio = 8192	20 M	100 M	—	writes	

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology.
2. Data retention is based on $T_{\text{javg}} = 55^\circ\text{C}$ (temperature profile over the lifetime of the application).
3. Cycling endurance represents number of program/erase cycles at $-40^\circ\text{C} \leq T_j \leq 125^\circ\text{C}$.
4. Write endurance represents the number of writes to each FlexRAM location at $-40^\circ\text{C} \leq T_j \leq 125^\circ\text{C}$ influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup. Minimum and typical values assume all byte-writes to FlexRAM.

6.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

**Figure 5. EEPROM backup writes to FlexRAM**

6.4.2 EzPort Switching Specifications

All timing is shown with respect to a maximum pin load of 50 pF and input signal transitions of 3 ns.


Table 21. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	—	$f_{SYS}/2$	MHz
EP1a	EZP_CK frequency of operation (READ command)	—	$f_{SYS}/8$	MHz
EP2	EZP_CS negation to next EZP_CS assertion	$2 \times t_{EZP_CK}$	—	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	15	—	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	0.0	—	ns
EP5	EZP_D input valid to EZP_CK high (setup)	15	—	ns

Table continues on the next page...

Table 21. EzPort switching specifications (continued)

Num	Description	Min.	Max.	Unit
EP6	EZP_CK high to EZP_D input invalid (hold)	0.0	—	ns
EP7	EZP_CK low to EZP_Q output valid (setup)	—	25	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0.0	—	ns
EP9	EZP_CS negation to EZP_Q tri-state	—	12	ns

**Figure 6. EzPort Timing Diagram**

6.4.3 Mini-Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Mini-Flexbus output clock (FB_CLK). All other timing relationships can be derived from these values.

Table 22. Flexbus switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	
	Frequency of operation	—	25	MHz	
FB1	Clock period	40	—	ns	

Table continues on the next page...





Figure 7. Mini-FlexBus read timing diagram

Table 23. 16-bit ADC operating conditions (continued)

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
C_{rate}	ADC conversion rate	≤ 13 bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	—	818.330	Ksps	5
C_{rate}	ADC conversion rate	16 bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037	—	461.467	Ksps	5

1. Typical values assume $V_{DDA} = 3.0$ V, Temp = 25°C , $f_{ADCK} = 1.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the best results. The results in this datasheet were derived from a system which has $<8 \Omega$ analog source resistance. The R_{AS}/C_{AS} time constant should be kept to <1 ns.
4. To use the maximum ADC conversion clock frequency, the ADHSC bit should be set and the ADLPC bit should be clear.
5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool: http://cache.freescale.com/files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpst=1

**Figure 9. ADC input impedance equivalency diagram**

Pinout




Figure 21. 48-pin LQFP

Table 35. Module signals by GPIO port and pin (continued)

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
48	35	31	24		VDD
2					VSS
23	19	17	14		VSS
49	36	32	25		VSS
System					
45	32	28	21	PTB4	BKGD/MS
12	8	6	6	PTA5	CLKOUT
62	46	42	30	PTC3	CLKOUT
10	6	4	4	PTA3	EZP_CLK
11	7	5	5	PTA4	EZP_DI
12	8	6	6	PTA5	EZP_DO
35	25	23	17	PTB0	IRQ/EZP_MS_b, EZP_CS_b
52	39	35	28	PTC1	RESET_b
OSC					
50	37	33	26	PTB7	EXTAL1
47	34	30	23	PTB6	EXTAL2
51	38	34	27	PTC0	XTAL1
46	33	29	22	PTB5	XTAL2
LLWU					
4				PTC7	LLWU_P0
6	2			PTD1	LLWU_P1
12	8	6	6	PTA5	LLWU_P2
30	23	21	16	PTA7	LLWU_P3
32				PTD7	LLWU_P4
35	25	23	17	PTB0	LLWU_P5
36	26	24	18	PTB1	LLWU_P6
39	27	25	19	PTB2	LLWU_P7
44	31	27		PTE7	LLWU_P8
45	32	28	21	PTB4	LLWU_P9
55				PTF2	LLWU_P10
56	40	36		PTF3	LLWU_P11
57	41	37	29	PTC2	LLWU_P12
59	43	39		PTF5	LLWU_P13
62	46	42	30	PTC3	LLWU_P14

Table continues on the next page...

Pinout
Table 35. Module signals by GPIO port and pin (continued)

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
63	47	43	31	PTC4	LLWU_P15
GPIO					
51	38	34	27	PTC0	GPIO0
56	40	36		PTF3	GPIO1
57	41	37	29	PTC2	GPIO2
62	46	42	30	PTC3	GPIO3
63	47	43	31	PTC4	GPIO4
64	48	44	32	PTC5	GPIO5
3				PTC6	GPIO6
4				PTC7	GPIO7
5	1			PTD0	GPIO8
6	2			PTD1	GPIO9
26				PTD2	GPIO10
27	22	20		PTD3	GPIO11
28				PTD4	GPIO12
29				PTD5	GPIO13
31	24	22		PTD6	GPIO14
32				PTD7	GPIO15
LPTMR					
25	21	19	15	PTA6	LPTMR_ALT1
36	26	24	18	PTB1	LPTMR_ALT2
41	29			PTE4	LPTMR_ALT3
LPTMR-TOD					
50	37	33	26	PTB7	EXTAL1
47	34	30	23	PTB6	EXTAL2
25	21	19	15	PTA6	LPTMR_ALT1
36	26	24	18	PTB1	LPTMR_ALT2
41	29			PTE4	LPTMR_ALT3
51	38	34	27	PTC0	XTAL1
46	33	29	22	PTB5	XTAL2
PTA					
7	3	1	1	PTA0	PTA0
8	4	2	2	PTA1	PTA1
9	5	3	3	PTA2	PTA2
10	6	4	4	PTA3	PTA3

Table continues on the next page...

Pinout

Table 35. Module signals by GPIO port and pin (continued)

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
39	27	25	19	PTB2	PTE3
41	29			PTE4	PTE4
42	30			PTE5	PTE5
43				PTE6	PTE6
44	31	27		PTE7	PTE7
PTF					
53				PTF0	PTF0
54				PTF1	PTF1
55				PTF2	PTF2
56	40	36		PTF3	PTF3
58	42	38		PTF4	PTF4
59	43	39		PTF5	PTF5
60	44	40		PTF6	PTF6
61	45	41		PTF7	PTF7
5 V VREG					
22	18	16	13		VOUT33
21	17	15	12		VREGIN
ADC0					
19	15	13	10		ADC0_DP0/ ADC0_SE0
20	16	14	11		ADC0_DM0/ ADC0_SE1
11	7	5	5	PTA4	ADC0_DP1/ ADC0_SE2
12	8	6	6	PTA5	ADC0_DM1/ ADC0_SE3
25	21	19	15	PTA6	ADC0_SE8
26				PTD2	ADC0_SE9
27	22	20		PTD3	ADC0_SE10
28				PTD4	ADC0_SE11
29				PTD5	ADC0_SE12
30	23	21	16	PTA7	ADC0_SE13
31	24	22		PTD6	ADC0_SE14
32				PTD7	ADC0_SE15
38				PTE3	ADC0_SE16
39	27	25	19	PTB2	ADC0_SE17

Table continues on the next page...

Pinout
Table 35. Module signals by GPIO port and pin (continued)

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
39	27	25	19	PTB2	TSI0_CH13
40	28	26	20	PTB3	TSI0_CH14
41	29			PTE4	TSI0_CH15
PDB0					
44	31	27		PTE7	PDB0_EXTRG
63	47	43	31	PTC4	PDB0_EXTRG
FTM0					
34				PTE1	FTM_FLT0
25	21	19	15	PTA6	FTM_FLT1
36	26	24	18	PTB1	FTM_FLT2 / FTM0_QD_PHB
26				PTD2	FTM0_CH0/ FTM0_QD_PHA
27	22	20		PTD3	FTM0_CH1 / FTM0_QD_PHB
30	23	21	16	PTA7	FTM0_QD_PHA
51	38	34	27	PTC0	TMR_CLKIN0
50	37	33	26	PTB7	TMR_CLKIN1
FTM1					
34				PTE1	FTM_FLT0
25	21	19	15	PTA6	FTM_FLT1
36	26	24	18	PTB1	FTM_FLT2
7	3	1	1	PTA0	FTM1_CH0
8	4	2	2	PTA1	FTM1_CH1
9	5	3	3	PTA2	FTM1_CH2
10	6	4	4	PTA3	FTM1_CH3
11	7	5	5	PTA4	FTM1_CH4
12	8	6	6	PTA5	FTM1_CH5
51	38	34	27	PTC0	TMR_CLKIN0
50	37	33	26	PTB7	TMR_CLKIN1
MTIM					
51	38	34	27	PTC0	TMR_CLKIN0
50	37	33	26	PTB7	TMR_CLKIN1
Mini-FlexBus					
36	26	24	18	PTB1	FB_CLKOUT
27	22	20		PTD3	FBa_AD0

Table continues on the next page...

Pinout

Table 35. Module signals by GPIO port and pin (continued)

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
60	44	40		PTF6	FBa_D1
59	43	39		PTF5	FBa_D2
58	42	38		PTF4	FBa_D3
31	24	22		PTD6	FBa_D4
30	23	21	16	PTA7	FBa_D5
27	22	20		PTD3	FBa_D6
25	21	19	15	PTA6	FBa_D7
44	31	27		PTE7	FBa_RW_b
I2C0 and I2C1					
3				PTC6	I2C0_SCL
35	25	23	17	PTB0	I2C0_SCL
4				PTC7	I2C0_SDA
36	26	24	18	PTB1	I2C0_SDA
6	2			PTD1	I2C1_SCL
42	30			PTE5	I2C1_SCL
51	38	34	27	PTC0	I2C1_SCL
5	1			PTD0	I2C1_SDA
43				PTE6	I2C1_SDA
50	37	33	26	PTB7	I2C1_SDA
I2C2 and I2C3					
7	3	1	1	PTA0	I2C2_SCL
11	7	5	5	PTA4	I2C2_SCL
8	4	2	2	PTA1	I2C2_SDA
12	8	6	6	PTA5	I2C2_SDA
32				PTD7	I2C3_SCL
37				PTE2	I2C3_SCL
33				PTE0	I2C3_SDA
38				PTE3	I2C3_SDA
SPI0					
39	27	25	19	PTB2	SPI0_MISO
55				PTF2	SPI0_MISO
63	47	43	31	PTC4	SPI0_MISO
38				PTE3	SPI0_MOSI
40	28	26	20	PTB3	SPI0_MOSI
56	40	36		PTF3	SPI0_MOSI

Table continues on the next page...