# E·XFI

### Intel - EP20K1000EBC652-1X Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Deta	ils

Details	
Product Status	Obsolete
Number of LABs/CLBs	3840
Number of Logic Elements/Cells	38400
Total RAM Bits	327680
Number of I/O	488
Number of Gates	1772000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	652-BGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k1000ebc652-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore<sup>®</sup> functions and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- NativeLink<sup>™</sup> integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap<sup>®</sup> embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

 Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count
 Notes (1), (2)

Device	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
EP20K30E	92	125				
EP20K60E	92	148	151	196		
EP20K100	101	159	189	252		
EP20K100E	92	151	183	246		
EP20K160E	88	143	175	271		
EP20K200		144	174	277		
EP20K200E		136	168	271	376	
EP20K300E			152		408	
EP20K400					502	502
EP20K400E					488	
EP20K600E					488	
EP20K1000E					488	
EP20K1500E					488	

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture. APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

#### **MegaLAB Structure**

APEX 20K devices are constructed from a series of MegaLAB<sup>TM</sup> structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





#### **Logic Array Block**

Each LAB consists of 10 LEs, the LEs' associated carry and cascade chains, LAB control signals, and the local interconnect. The local interconnect transfers signals between LEs in the same or adjacent LABs, IOEs, or ESBs. The Quartus II Compiler places associated logic within an LAB or adjacent LABs, allowing the use of a fast local interconnect for high performance. Figure 3 shows the APEX 20K LAB.

APEX 20K devices use an interleaved LAB structure. This structure allows each LE to drive two local interconnect areas. This feature minimizes use of the MegaLAB and FastTrack interconnect, providing higher performance and flexibility. Each LE can drive 29 other LEs through the fast local interconnect.





#### LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes. Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow<sup>™</sup> interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.

Table 9. APEX 20K Routing Scheme												
Source	Destination											
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect			
Row I/O Pin					✓	~	~	~				
Column I/O Pin								~	✓ (1)			
LE					~	~	~	~				
ESB					<ul> <li>Image: A set of the set of the</li></ul>	~	~	~				
Local Interconnect	~	~	~	~								
MegaLAB Interconnect					~							
Row FastTrack Interconnect						~		~				
Column FastTrack Interconnect						~	~					
FastRow Interconnect					✓ (1)							

#### Note to Table 9:

(1) This connection is supported in APEX 20KE devices only.

#### Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.

ESBs can implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable (WE) signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the WE signal. In contrast, the ESB's synchronous RAM generates its own WE signal and is self-timed with respect to the global clock. Circuits using the ESB's selftimed RAM must only meet the setup and hold time specifications of the global clock.

ESB inputs are driven by the adjacent local interconnect, which in turn can be driven by the MegaLAB or FastTrack Interconnect. Because the ESB can be driven by the local interconnect, an adjacent LE can drive it directly for fast memory access. ESB outputs drive the MegaLAB and FastTrack Interconnect. In addition, ten ESB outputs, nine of which are unique output lines, drive the local interconnect for fast connection to adjacent LEs or for fast feedback product-term logic.

When implementing memory, each ESB can be configured in any of the following sizes:  $128 \times 16$ ,  $256 \times 8$ ,  $512 \times 4$ ,  $1,024 \times 2$ , or  $2,048 \times 1$ . By combining multiple ESBs, the Quartus II software implements larger memory blocks automatically. For example, two  $128 \times 16$  RAM blocks can be combined to form a  $128 \times 32$  RAM block, and two  $512 \times 4$  RAM blocks can be combined to form a  $512 \times 8$  RAM block. Memory performance does not degrade for memory blocks up to 2,048 words deep. Each ESB can implement a 2,048-word-deep memory; the ESBs are used in parallel, eliminating the need for any external control logic and its associated delays.

To create a high-speed memory block that is more than 2,048 words deep, ESBs drive tri-state lines. Each tri-state line connects all ESBs in a column of MegaLAB structures, and drives the MegaLAB interconnect and row and column FastTrack Interconnect throughout the column. Each ESB incorporates a programmable decoder to activate the tri-state driver appropriately. For instance, to implement 8,192-word-deep memory, four ESBs are used. Eleven address lines drive the ESB memory, and two more drive the tri-state decoder. Depending on which 2,048-word memory page is selected, the appropriate ESB driver is turned on, driving the output to the tri-state line. The Quartus II software automatically combines ESBs with tri-state lines to form deeper memory blocks. The internal tri-state control logic is designed to avoid internal contention and floating lines. See Figure 18.

#### Advanced I/O Standard Support

APEX 20KE IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KE devices, see *Application Note* 117 (*Using Selectable I/O Standards in Altera Devices*).

The APEX 20KE device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a particular bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V<sub>REF</sub> level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K300E and larger APEX 20KE devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K300E and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400E devices and larger with an X-suffix on the ordering code add a serializer/deserializer circuit and PLL for higher-speed support.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used as LVDS I/O banks, they support all of the other I/O standards. Figure 29 shows the arrangement of the APEX 20KE I/O banks.

Table 18. /	Table 18. APEX 20KE Clock Input & Output Parameters       (Part 2 of 2)       Note (1)											
Symbol	Parameter	I/O Standard	-1X Spe	ed Grade	-2X Speed	-2X Speed Grade						
			Min	Max	Min	Max						
f <sub>IN</sub>	Input clock frequency	3.3-V LVTTL	1.5	290	1.5	257	MHz					
		2.5-V LVTTL	1.5	281	1.5	250	MHz					
		1.8-V LVTTL	1.5	272	1.5	243	MHz					
	GTL+	1.5	303	1.5	261	MHz						
		SSTL-2 Class I	1.5	291	1.5	253	MHz					
		SSTL-2 Class II	1.5	291	1.5	253	MHz					
		SSTL-3 Class I	1.5	300	1.5	260	MHz					
		SSTL-3 Class II	1.5	300	1.5	260	MHz					
		LVDS	1.5	420	1.5	350	MHz					

#### Notes to Tables 17 and 18:

 All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.

- (2) The maximum lock time is 40 µs or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK\_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz ð f<sub>VCO</sub> ð 840 MHz for LVDS mode.

# SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.



Figure 35 shows the output drive characteristics of APEX 20KE devices.

*Note to Figure 35:*(1) These are transient (AC) currents.

## **Timing Model**

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Tables 40 through 42 show the  $f_{MAX}$  timing parameters for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Symbol	-1 Snee	d Grade	-2 Snee	d Grade	-3 Sner	ed Grade	Units	
oymbol			2 0000		0 0000	_		
	Min	Max	Min	Max	Min	Max		
t <sub>SU</sub>	0.5		0.6		0.8		ns	
t <sub>H</sub>	0.7		0.8		1.0		ns	
t <sub>CO</sub>		0.3		0.4		0.5	ns	
t <sub>LUT</sub>		0.8		1.0		1.3	ns	
t <sub>ESBRC</sub>		1.7		2.1		2.4	ns	
t <sub>ESBWC</sub>		5.7		6.9		8.1	ns	
t <sub>ESBWESU</sub>	3.3		3.9		4.6		ns	
t <sub>ESBDATASU</sub>	2.2		2.7		3.1		ns	
t <sub>ESBDATAH</sub>	0.6		0.8		0.9		ns	
t <sub>ESBADDRSU</sub>	2.4		2.9		3.3		ns	
t <sub>ESBDATACO1</sub>		1.3		1.6		1.8	ns	
t <sub>ESBDATACO2</sub>		2.6		3.1		3.6	ns	
t <sub>ESBDD</sub>		2.5		3.3		3.6	ns	
t <sub>PD</sub>		2.5		3.0		3.6	ns	
t <sub>PTERMSU</sub>	2.3		2.6		3.2		ns	
t <sub>PTERMCO</sub>		1.5		1.8		2.1	ns	
t <sub>F1-4</sub>		0.5		0.6		0.7	ns	
t <sub>F5-20</sub>		1.6		1.7		1.8	ns	
t <sub>F20+</sub>		2.2		2.2		2.3	ns	
t <sub>CH</sub>	2.0		2.5		3.0		ns	
t <sub>CL</sub>	2.0		2.5		3.0		ns	
t <sub>CLRP</sub>	0.3		0.4		0.4		ns	
t <sub>PREP</sub>	0.5		0.5		0.5		ns	
t <sub>ESBCH</sub>	2.0		2.5		3.0		ns	
t <sub>ESBCL</sub>	2.0		2.5		3.0		ns	
t <sub>ESBWP</sub>	1.6		1.9		2.2		ns	
t <sub>ESBRP</sub>	1.0		1.3		1.4		ns	

Table 57. EP20K60E f <sub>MAX</sub> Routing Delays										
Symbol	ymbol -1		-2		-3		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>F1-4</sub>		0.24		0.26		0.30	ns			
t <sub>F5-20</sub>		1.45		1.58		1.79	ns			
t <sub>F20+</sub>		1.96		2.14		2.45	ns			

Table 58. EP20K60E Minimum Pulse Width Timing Parameters										
Symbol	-	1	-	-2		}	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>CH</sub>	2.00		2.50		2.75		ns			
t <sub>CL</sub>	2.00		2.50		2.75		ns			
t <sub>CLRP</sub>	0.20		0.28		0.41		ns			
t <sub>PREP</sub>	0.20		0.28		0.41		ns			
t <sub>ESBCH</sub>	2.00		2.50		2.75		ns			
t <sub>ESBCL</sub>	2.00		2.50		2.75		ns			
t <sub>ESBWP</sub>	1.29		1.80		2.66		ns			
t <sub>ESBRP</sub>	1.04		1.45		2.14		ns			

Table 59. EP20K60E External Timing Parameters										
Symbol	ol -1			-2	-3	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>INSU</sub>	2.03		2.12		2.23		ns			
t <sub>INH</sub>	0.00		0.00		0.00		ns			
t <sub>outco</sub>	2.00	4.84	2.00	5.31	2.00	5.81	ns			
tinsupll	1.12		1.15		-		ns			
t <sub>INHPLL</sub>	0.00		0.00		-		ns			
t <sub>outcopll</sub>	0.50	3.37	0.50	3.69	-	-	ns			

Table 62. EP20k	(100E f <sub>MAX</sub> ESE	B Timing Micr	oparameters	1			
Symbol	-	-1		-2	-;	3	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.61		1.84		1.97	ns
t <sub>ESBSRC</sub>		2.57		2.97		3.20	ns
t <sub>ESBAWC</sub>		0.52		4.09		4.39	ns
t <sub>ESBSWC</sub>		3.17		3.78		4.09	ns
t <sub>ESBWASU</sub>	0.56		6.41		0.63		ns
t <sub>ESBWAH</sub>	0.48		0.54		0.55		ns
t <sub>ESBWDSU</sub>	0.71		0.80		0.81		ns
t <sub>ESBWDH</sub>	.048		0.54		0.55		ns
t <sub>ESBRASU</sub>	1.57		1.75		1.87		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.20		ns
t <sub>ESBWESU</sub>	1.54		1.72		1.80		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.16		-0.20		-0.20		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.12		0.08		0.13		ns
t <sub>ESBRADDRSU</sub>	0.17		0.15		0.19		ns
t <sub>ESBDATACO1</sub>		1.20		1.39		1.52	ns
t <sub>ESBDATACO2</sub>		2.54		2.99		3.22	ns
t <sub>ESBDD</sub>		3.06		3.56		3.85	ns
t <sub>PD</sub>		1.73		2.02		2.20	ns
t <sub>PTERMSU</sub>	1.11		1.26		1.38		ns
t <sub>PTERMCO</sub>		1.19		1.40		1.08	ns

Table 63. EP20K100E f <sub>MAX</sub> Routing Delays										
Symbol	-1		-2		-3		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>F1-4</sub>		0.24		0.27		0.29	ns			
t <sub>F5-20</sub>		1.04		1.26		1.52	ns			
t <sub>F20+</sub>		1.12		1.36		1.86	ns			

Table 64. EP20K100E Minimum Pulse Width Timing Parameters										
Symbol	-	1	-	-2		-3				
	Min	Max	Min	Max	Min	Max				
t <sub>CH</sub>	2.00		2.00		2.00		ns			
t <sub>CL</sub>	2.00		2.00		2.00		ns			
t <sub>CLRP</sub>	0.20		0.20		0.20		ns			
t <sub>PREP</sub>	0.20		0.20		0.20		ns			
t <sub>ESBCH</sub>	2.00		2.00		2.00		ns			
t <sub>ESBCL</sub>	2.00		2.00		2.00		ns			
t <sub>ESBWP</sub>	1.29		1.53		1.66		ns			
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns			

Table 65. EP20K100E External Timing Parameters							
Symbol	-1			-2	-3	-3	
	Min	Max	Min	Max	Min	Max	
t <sub>INSU</sub>	2.23		2.32		2.43		ns
t <sub>INH</sub>	0.00		0.00		0.00		ns
t <sub>outco</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns
t <sub>INSUPLL</sub>	1.58		1.66		-		ns
t <sub>INHPLL</sub>	0.00		0.00		-		ns
t <sub>outcopll</sub>	0.50	2.96	0.50	3.29	-	-	ns

Table 66. EP20K100E External Bidirectional Timing Parameters							
Symbol	-1		-	-2		-3	
	Min	Max	Min	Max	Min	Max	
t <sub>insubidir</sub>	2.74		2.96		3.19		ns
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns
t <sub>outcobidir</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns
t <sub>XZBIDIR</sub>		5.00		5.48		5.89	ns
t <sub>ZXBIDIR</sub>		5.00		5.48		5.89	ns
t <sub>insubidirpll</sub>	4.64		5.03		-		ns
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns
t <sub>outcobidirpll</sub>	0.50	2.96	0.50	3.29	-	-	ns
t <sub>xzbidirpll</sub>		3.10		3.42		-	ns
t <sub>ZXBIDIRPLL</sub>		3.10		3.42		-	ns

Table 74. EP20k	(200E f <sub>MAX</sub> ESI	3 Timing Micr	oparameters				
Symbol	-	1		-2	-	-3	
	Min	Мах	Min	Мах	Min	Max	
t <sub>ESBARC</sub>		1.68		2.06		2.24	ns
t <sub>ESBSRC</sub>		2.27		2.77		3.18	ns
t <sub>ESBAWC</sub>		3.10		3.86		4.50	ns
t <sub>ESBSWC</sub>		2.90		3.67		4.21	ns
t <sub>ESBWASU</sub>	0.55		0.67		0.74		ns
t <sub>ESBWAH</sub>	0.36		0.46		0.48		ns
t <sub>ESBWDSU</sub>	0.69		0.83		0.95		ns
t <sub>ESBWDH</sub>	0.36		0.46		0.48		ns
t <sub>ESBRASU</sub>	1.61		1.90		2.09		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns
t <sub>ESBWESU</sub>	1.42		1.71		2.01		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.06		-0.07		0.05		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.11		0.13		0.31		ns
t <sub>ESBRADDRSU</sub>	0.18		0.23		0.39		ns
t <sub>ESBDATACO1</sub>		1.09		1.35		1.51	ns
t <sub>ESBDATACO2</sub>		2.19		2.75		3.22	ns
t <sub>ESBDD</sub>		2.75		3.41		4.03	ns
t <sub>PD</sub>		1.58		1.97		2.33	ns
t <sub>PTERMSU</sub>	1.00		1.22		1.51		ns
t <sub>PTERMCO</sub>		1.10		1.37		1.09	ns

Table 75. EP20K200E f <sub>MAX</sub> Routing Delays							
Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>F1-4</sub>		0.25		0.27		0.29	ns
t <sub>F5-20</sub>		1.02		1.20		1.41	ns
t <sub>F20+</sub>		1.99		2.23		2.53	ns

Table 76. EP20K200E Minimum Pulse Width Timing Parameters								
Symbol		-1		-2	-3	-3		
	Min	Max	Min	Мах	Min	Max		
t <sub>CH</sub>	1.36		2.44		2.65		ns	
t <sub>CL</sub>	1.36		2.44		2.65		ns	
t <sub>CLRP</sub>	0.18		0.19		0.21		ns	
t <sub>PREP</sub>	0.18		0.19		0.21		ns	
t <sub>ESBCH</sub>	1.36		2.44		2.65		ns	
t <sub>ESBCL</sub>	1.36		2.44		2.65		ns	
t <sub>ESBWP</sub>	1.18		1.48		1.76		ns	
t <sub>ESBRP</sub>	0.95		1.17		1.41		ns	

Table 77. EP20K200E External Timing Parameters								
Symbol	-1			-2		-3		
	Min	Max	Min	Max	Min	Max		
t <sub>INSU</sub>	2.24		2.35		2.47		ns	
t <sub>INH</sub>	0.00		0.00		0.00		ns	
t <sub>outco</sub>	2.00	5.12	2.00	5.62	2.00	6.11	ns	
t <sub>INSUPLL</sub>	2.13		2.07		-		ns	
t <sub>INHPLL</sub>	0.00		0.00		-		ns	
t <sub>outcopll</sub>	0.50	3.01	0.50	3.36	-	-	ns	

Table 82. EP20K300E Minimum Pulse Width Timing Parameters							
Symbol	-1		-	-2		}	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>CH</sub>	1.25		1.43		1.67		ns
t <sub>CL</sub>	1.25		1.43		1.67		ns
t <sub>CLRP</sub>	0.19		0.26		0.35		ns
t <sub>PREP</sub>	0.19		0.26		0.35		ns
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns
t <sub>ESBWP</sub>	1.25		1.71		2.28		ns
t <sub>ESBRP</sub>	1.01		1.38		1.84		ns

Table 83. EP20K300E External Timing Parameters								
Symbol	-1			-2	-3	-3		
	Min	Max	Min	Max	Min	Max		
t <sub>INSU</sub>	2.31		2.44		2.57		ns	
t <sub>INH</sub>	0.00		0.00		0.00		ns	
t <sub>outco</sub>	2.00	5.29	2.00	5.82	2.00	6.24	ns	
tINSUPLL	1.76		1.85		-		ns	
t <sub>INHPLL</sub>	0.00		0.00		-		ns	
toutcopll	0.50	2.65	0.50	2.95	-	-	ns	

Table 84. EP20K300E External Bidirectional Timing Parameters							
Symbol	-	1	-:	2	-	Unit	
	Min	Max	Min	Мах	Min	Max	
t <sub>insubidir</sub>	2.77		2.85		3.11		ns
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns
t <sub>outcobidir</sub>	2.00	5.29	2.00	5.82	2.00	6.24	ns
t <sub>XZBIDIR</sub>		7.59		8.30		9.09	ns
t <sub>ZXBIDIR</sub>		7.59		8.30		9.09	ns
t <sub>insubidirpll</sub>	2.50		2.76		-		ns
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns
t <sub>outcobidirpll</sub>	0.50	2.65	0.50	2.95	-	-	ns
t <sub>XZBIDIRPLL</sub>		5.00		5.43		-	ns
t <sub>ZXBIDIRPLL</sub>		5.00		5.43		-	ns

Table 108. EP20K1500E External Bidirectional Timing Parameters							
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spec	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>insubidir</sub>	3.47		3.68		3.99		ns
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns
toutcobidir	2.00	6.18	2.00	6.81	2.00	7.36	ns
t <sub>XZBIDIR</sub>		6.91		7.62		8.38	ns
t <sub>ZXBIDIR</sub>		6.91		7.62		8.38	ns
t <sub>insubidirpll</sub>	3.05		3.26				ns
t <sub>inhbidirpll</sub>	0.00		0.00				ns
t <sub>outcobidirpll</sub>	0.50	2.67	0.50	2.99			ns
t <sub>XZBIDIRPLL</sub>		3.41		3.80			ns
t <sub>ZXBIDIRPLL</sub>		3.41		3.80			ns

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays							
Symbol	-1 Spee	ed Grade	-2 Spec	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	Min
LVCMOS		0.00		0.00		0.00	ns
LVTTL		0.00		0.00		0.00	ns
2.5 V		0.00		0.04		0.05	ns
1.8 V		-0.11		0.03		0.04	ns
PCI		0.01		0.09		0.10	ns
GTL+		-0.24		-0.23		-0.19	ns
SSTL-3 Class I		-0.32		-0.21		-0.47	ns
SSTL-3 Class II		-0.08		0.03		-0.23	ns
SSTL-2 Class I		-0.17		-0.06		-0.32	ns
SSTL-2 Class II		-0.16		-0.05		-0.31	ns
LVDS		-0.12		-0.12		-0.12	ns
CTT		0.00		0.00		0.00	ns
AGP		0.00		0.00		0.00	ns

Г

SRAM configuration elements allow APEX 20K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming usermode operation. In-field upgrades can be performed by distributing new configuration files.

#### **Configuration Schemes**

The configuration data for an APEX 20K device can be loaded with one of five configuration schemes (see Table 111), chosen on the basis of the target application. An EPC2 or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of an APEX 20K device. When a configuration device is used, the system can configure automatically at system power-up.

Multiple APEX 20K devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 111. Data Sources for Configuration					
Configuration Scheme	Data Source				
Configuration device	EPC1, EPC2, EPC16 configuration devices				
Passive serial (PS)	MasterBlaster or ByteBlasterMV download cable or serial data source				
Passive parallel asynchronous (PPA)	Parallel data source				
Passive parallel synchronous (PPS)	Parallel data source				
JTAG	MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam or JBC File				



For more information on configuration, see *Application Note* 116 (*Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.*)

# **Device Pin-Outs**

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information