# E·XFI

#### Intel - EP20K1000EFC33-3 Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 3840  |
| Number of Logic Elements/Cells | 38400   |
| Total RAM Bits                 | 327680  |
| Number of I/O                  | 708   |
| Number of Gates                | 1772000   |
| Voltage - Supply               | 1.71V ~ 1.89V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 1020-BBGA   |
| Supplier Device Package        | 1020-FBGA (33x33)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/ep20k1000efc33-3 |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore<sup>®</sup> functions and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- NativeLink<sup>™</sup> integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap<sup>®</sup> embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

 Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count
 Notes (1), (2)

| Device     | 144-Pin<br>TQFP | 208-Pin<br>PQFP<br>RQFP | 240-Pin<br>PQFP<br>RQFP | 356-Pin BGA | 652-Pin BGA | 655-Pin PGA |
|------------|-----------------|-------------------------|-------------------------|-------------|-------------|-------------|
| EP20K30E   | 92              | 125                     |                         |             |             |             |
| EP20K60E   | 92              | 148                     | 151                     | 196         |             |             |
| EP20K100   | 101             | 159                     | 189                     | 252         |             |             |
| EP20K100E  | 92              | 151                     | 183                     | 246         |             |             |
| EP20K160E  | 88              | 143                     | 175                     | 271         |             |             |
| EP20K200   |                 | 144                     | 174                     | 277         |             |             |
| EP20K200E  |                 | 136                     | 168                     | 271         | 376         |             |
| EP20K300E  |                 |                         | 152                     |             | 408         |             |
| EP20K400   |                 |                         |                         |             | 502         | 502         |
| EP20K400E  |                 |                         |                         |             | 488         |             |
| EP20K600E  |                 |                         |                         |             | 488         |             |
| EP20K1000E |                 |                         |                         |             | 488         |             |
| EP20K1500E |                 |                         |                         |             | 488         |             |

#### Logic Element

The LE, the smallest unit of logic in the APEX 20K architecture, is compact and provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable register and carry and cascade chains. Each LE drives the local interconnect, MegaLAB interconnect, and FastTrack Interconnect routing structures. See Figure 5.



Each LE's programmable register can be configured for D, T, JK, or SR operation. The register's clock and clear control signals can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the register is bypassed and the output of the LUT drives the outputs of the LE.



Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

#### Figure 13. Product-Term Logic in ESB



#### Note to Figure 13:

(1) APEX 20KE devices have four dedicated clocks.

#### Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell.



#### Figure 14. APEX 20K Macrocell

For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.

ESBs can implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable (WE) signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the WE signal. In contrast, the ESB's synchronous RAM generates its own WE signal and is self-timed with respect to the global clock. Circuits using the ESB's selftimed RAM must only meet the setup and hold time specifications of the global clock.

ESB inputs are driven by the adjacent local interconnect, which in turn can be driven by the MegaLAB or FastTrack Interconnect. Because the ESB can be driven by the local interconnect, an adjacent LE can drive it directly for fast memory access. ESB outputs drive the MegaLAB and FastTrack Interconnect. In addition, ten ESB outputs, nine of which are unique output lines, drive the local interconnect for fast connection to adjacent LEs or for fast feedback product-term logic.

When implementing memory, each ESB can be configured in any of the following sizes:  $128 \times 16$ ,  $256 \times 8$ ,  $512 \times 4$ ,  $1,024 \times 2$ , or  $2,048 \times 1$ . By combining multiple ESBs, the Quartus II software implements larger memory blocks automatically. For example, two  $128 \times 16$  RAM blocks can be combined to form a  $128 \times 32$  RAM block, and two  $512 \times 4$  RAM blocks can be combined to form a  $512 \times 8$  RAM block. Memory performance does not degrade for memory blocks up to 2,048 words deep. Each ESB can implement a 2,048-word-deep memory; the ESBs are used in parallel, eliminating the need for any external control logic and its associated delays.

To create a high-speed memory block that is more than 2,048 words deep, ESBs drive tri-state lines. Each tri-state line connects all ESBs in a column of MegaLAB structures, and drives the MegaLAB interconnect and row and column FastTrack Interconnect throughout the column. Each ESB incorporates a programmable decoder to activate the tri-state driver appropriately. For instance, to implement 8,192-word-deep memory, four ESBs are used. Eleven address lines drive the ESB memory, and two more drive the tri-state decoder. Depending on which 2,048-word memory page is selected, the appropriate ESB driver is turned on, driving the output to the tri-state line. The Quartus II software automatically combines ESBs with tri-state lines to form deeper memory blocks. The internal tri-state control logic is designed to avoid internal contention and floating lines. See Figure 18.



#### Figure 22. ESB in Single-Port Mode Note (1)

#### Notes to Figure 22:

All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.
 APEX 20KE devices have four dedicated clocks.

#### **Content-Addressable Memory**

In APEX 20KE devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.

APEX 20KE devices also support the MultiVolt I/O interface feature. The APEX 20KE VCCINT pins must always be connected to a 1.8-V power supply. With a 1.8-V V<sub>CCINT</sub> level, input pins are 1.8-V, 2.5-V, and 3.3-V tolerant. The VCCIO pins can be connected to either a 1.8-V, 2.5-V, or 3.3-V power supply, depending on the I/O standard requirements. When the VCCIO pins are connected to a 1.8-V power supply, the output levels are compatible with 1.8-V systems. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output levels are sometime with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and compatible with 3.3-V or 5.0-V systems. An APEX 20KE device is 5.0-V tolerant with the addition of a resistor.

#### Table 13 summarizes APEX 20KE MultiVolt I/O support.

| Table 13. APEX 20KE MultiVolt I/O Support     Note (1) |              |              |              |     |              |              |                        |     |  |  |
|--|--------------|--------------|--------------|-----|--------------|--------------|------------------------|-----|--|--|
| V <sub>CCIO</sub> (V)                                  |              | Input Siç    | jnals (V)    |     |              | Output S     | ignals (V)             |     |  |  |
|  | 1.8          | 2.5          | 3.3          | 5.0 | 1.8          | 2.5          | 3.3                    | 5.0 |  |  |
| 1.8  | $\checkmark$ | $\checkmark$ | $\checkmark$ |     | $\checkmark$ |              |                        |     |  |  |
| 2.5  | $\checkmark$ | $\checkmark$ | <b>&gt;</b>  |     |              | $\checkmark$ |                        |     |  |  |
| 3.3  | $\checkmark$ | $\checkmark$ | $\checkmark$ | (2) |              |              | <ul><li>✓(3)</li></ul> |     |  |  |

#### Notes to Table 13:

 The PCI clamping diode must be disabled to drive an input with voltages higher than V<sub>CCIO</sub>, except for the 5.0-V input case.

(2) An APEX 20KE device can be made 5.0-V tolerant with the addition of an external resistor. You also need a PCI clamp and series resistor.

(3) When V<sub>CCIO</sub> = 3.3 V, an APEX 20KE device can drive a 2.5-V device with 3.3-V tolerant inputs.

### ClockLock & ClockBoost Features

APEX 20K devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20K devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20K device's high-speed clock to provide significant improvements in system performance and band-width. Devices with an X-suffix on the ordering code include the ClockLock circuit.

The ClockLock and ClockBoost features in APEX 20K devices are enabled through the Quartus II software. External devices are not required to use these features.

#### Clock Phase & Delay Adjustment

The APEX 20KE ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

#### LVDS Support

Two PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 megabits per second (Mbps) LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400E and larger devices for high-speed LVDS interfacing.

#### Lock Signals

The APEX 20KE ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

#### ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the APEX 20K ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. In APEX 20KE devices, the clock input standard is programmable, so the PLL cannot respond to the clock until the device is configured. The PLL locks onto the input clock as soon as configuration is complete. Figure 30 shows the incoming and generated clock specifications.

For more information on ClockLock and ClockBoost circuitry, see Application Note 115: Using the ClockLock and ClockBoost PLL Features in APEX Devices.

| Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2) |   |     |     |      |  |  |  |  |  |
|---|---|-----|-----|------|--|--|--|--|--|
| Symbol  | Parameter   | Min | Max | Unit |  |  |  |  |  |
| t <sub>SKEW</sub>   | Skew delay between related<br>ClockLock/ClockBoost-generated clocks |     | 500 | ps   |  |  |  |  |  |
| t <sub>JITTER</sub>   | Jitter on ClockLock/ClockBoost-generated clock (5)                  |     | 200 | ps   |  |  |  |  |  |
| t <sub>INCLKSTB</sub>   | Input clock stability (measured between adjacent clocks)            |     | 50  | ps   |  |  |  |  |  |

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps,  $t_{JITTER}$  is 250 ps.

## Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

| Symbol                | Parameter  | Min | Max        | Unit |
|-----------------------|--|-----|------------|------|
| f <sub>OUT</sub>      | Output frequency   | 25  | 170        | MHz  |
| f <sub>CLK1</sub>     | Input clock frequency (ClockBoost clock multiplication factor equals 1)  | 25  | 170        | MHz  |
| f <sub>CLK2</sub>     | Input clock frequency (ClockBoost clock multiplication factor equals 2)  | 16  | 80         | MHz  |
| f <sub>CLK4</sub>     | Input clock frequency (ClockBoost clock multiplication factor equals 4)  | 10  | 34         | MHz  |
| t <sub>OUTDUTY</sub>  | Duty cycle for ClockLock/ClockBoost-generated clock  | 40  | 60         | %    |
| f <sub>CLKDEV</sub>   | Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1) |     | 25,000 (2) | PPM  |
| t <sub>R</sub>        | Input rise time  |     | 5          | ns   |
| t <sub>F</sub>        | Input fall time  |     | 5          | ns   |
| t <sub>LOCK</sub>     | Time required for ClockLock/ ClockBoost to acquire lock (3)  |     | 10         | μs   |
| t <sub>SKEW</sub>     | Skew delay between related ClockLock/ ClockBoost-<br>generated clock   | 500 | 500        | ps   |
| t <sub>JITTER</sub>   | Jitter on ClockLock/ ClockBoost-generated clock (4)  |     | 200        | ps   |
| t <sub>INCLKSTB</sub> | Input clock stability (measured between adjacent clocks)   |     | 50         | ps   |

#### Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices

| Table 18. APEX 20KE Clock Input & Output Parameters       (Part 2 of 2)       Note (1) |                       |                    |         |          |                 |     |       |  |  |  |
|--|-----------------------|--------------------|---------|----------|-----------------|-----|-------|--|--|--|
| Symbol   | Parameter             | I/O Standard       | -1X Spe | ed Grade | -2X Speed Grade |     | Units |  |  |  |
|  |                       |                    | Min     | Max      | Min             | Max |       |  |  |  |
| f <sub>IN</sub>  | Input clock frequency | 3.3-V LVTTL        | 1.5     | 290      | 1.5             | 257 | MHz   |  |  |  |
|  |                       | 2.5-V LVTTL        | 1.5     | 281      | 1.5             | 250 | MHz   |  |  |  |
|  |                       | 1.8-V LVTTL        | 1.5     | 272      | 1.5             | 243 | MHz   |  |  |  |
|  |                       | GTL+               | 1.5     | 303      | 1.5             | 261 | MHz   |  |  |  |
|  |                       | SSTL-2 Class<br>I  | 1.5     | 291      | 1.5             | 253 | MHz   |  |  |  |
|  |                       | SSTL-2 Class<br>II | 1.5     | 291      | 1.5             | 253 | MHz   |  |  |  |
|  |                       | SSTL-3 Class<br>I  | 1.5     | 300      | 1.5             | 260 | MHz   |  |  |  |
|  |                       | SSTL-3 Class<br>II | 1.5     | 300      | 1.5             | 260 | MHz   |  |  |  |
|  |                       | LVDS               | 1.5     | 420      | 1.5             | 350 | MHz   |  |  |  |

#### Notes to Tables 17 and 18:

 All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.

- (2) The maximum lock time is 40 µs or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK\_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz ð f<sub>VCO</sub> ð 840 MHz for LVDS mode.

### SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured. Figures 38 and 39 show the asynchronous and synchronous timing waveforms, respectively, for the ESB macroparameters in Table 31.



Figure 38. ESB Asynchronous Timing Waveforms

Tables 40 through 42 show the  $f_{MAX}$  timing parameters for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

| Symbol                  | -1 Snee | -1 Sneed Grade |        | d Grade | -3 Sner | ed Grade | Units |
|-------------------------|---------|----------------|--------|---------|---------|----------|-------|
| oymbol                  |         |                | 2 0000 |         | 0 0000  |          |       |
|                         | Min     | Max            | Min    | Max     | Min     | Max      |       |
| t <sub>SU</sub>         | 0.5     |                | 0.6    |         | 0.8     |          | ns    |
| t <sub>H</sub>          | 0.7     |                | 0.8    |         | 1.0     |          | ns    |
| t <sub>CO</sub>         |         | 0.3            |        | 0.4     |         | 0.5      | ns    |
| t <sub>LUT</sub>        |         | 0.8            |        | 1.0     |         | 1.3      | ns    |
| t <sub>ESBRC</sub>      |         | 1.7            |        | 2.1     |         | 2.4      | ns    |
| t <sub>ESBWC</sub>      |         | 5.7            |        | 6.9     |         | 8.1      | ns    |
| t <sub>ESBWESU</sub>    | 3.3     |                | 3.9    |         | 4.6     |          | ns    |
| t <sub>ESBDATASU</sub>  | 2.2     |                | 2.7    |         | 3.1     |          | ns    |
| t <sub>ESBDATAH</sub>   | 0.6     |                | 0.8    |         | 0.9     |          | ns    |
| t <sub>ESBADDRSU</sub>  | 2.4     |                | 2.9    |         | 3.3     |          | ns    |
| t <sub>ESBDATACO1</sub> |         | 1.3            |        | 1.6     |         | 1.8      | ns    |
| t <sub>ESBDATACO2</sub> |         | 2.6            |        | 3.1     |         | 3.6      | ns    |
| t <sub>ESBDD</sub>      |         | 2.5            |        | 3.3     |         | 3.6      | ns    |
| t <sub>PD</sub>         |         | 2.5            |        | 3.0     |         | 3.6      | ns    |
| t <sub>PTERMSU</sub>    | 2.3     |                | 2.6    |         | 3.2     |          | ns    |
| t <sub>PTERMCO</sub>    |         | 1.5            |        | 1.8     |         | 2.1      | ns    |
| t <sub>F1-4</sub>       |         | 0.5            |        | 0.6     |         | 0.7      | ns    |
| t <sub>F5-20</sub>      |         | 1.6            |        | 1.7     |         | 1.8      | ns    |
| t <sub>F20+</sub>       |         | 2.2            |        | 2.2     |         | 2.3      | ns    |
| t <sub>CH</sub>         | 2.0     |                | 2.5    |         | 3.0     |          | ns    |
| t <sub>CL</sub>         | 2.0     |                | 2.5    |         | 3.0     |          | ns    |
| t <sub>CLRP</sub>       | 0.3     |                | 0.4    |         | 0.4     |          | ns    |
| t <sub>PREP</sub>       | 0.5     |                | 0.5    |         | 0.5     |          | ns    |
| t <sub>ESBCH</sub>      | 2.0     |                | 2.5    |         | 3.0     |          | ns    |
| t <sub>ESBCL</sub>      | 2.0     |                | 2.5    |         | 3.0     |          | ns    |
| t <sub>ESBWP</sub>      | 1.6     |                | 1.9    |         | 2.2     |          | ns    |
| t <sub>ESBRP</sub>      | 1.0     |                | 1.3    |         | 1.4     |          | ns    |

| Table 60. EP20K60E External Bidirectional Timing Parameters |      |      |      |      |      |      |    |  |  |  |
|---|------|------|------|------|------|------|----|--|--|--|
| Symbol  | -1   |      | -:   | -2   |      | -3   |    |  |  |  |
|   | Min  | Max  | Min  | Max  | Min  | Max  |    |  |  |  |
| t <sub>insubidir</sub>                                      | 2.77 |      | 2.91 |      | 3.11 |      | ns |  |  |  |
| t <sub>inhbidir</sub>                                       | 0.00 |      | 0.00 |      | 0.00 |      | ns |  |  |  |
| t <sub>outcobidir</sub>                                     | 2.00 | 4.84 | 2.00 | 5.31 | 2.00 | 5.81 | ns |  |  |  |
| t <sub>xzbidir</sub>  |      | 6.47 |      | 7.44 |      | 8.65 | ns |  |  |  |
| t <sub>zxbidir</sub>  |      | 6.47 |      | 7.44 |      | 8.65 | ns |  |  |  |
| t <sub>insubidirpll</sub>                                   | 3.44 |      | 3.24 |      | -    |      | ns |  |  |  |
| t <sub>inhbidirpll</sub>                                    | 0.00 |      | 0.00 |      | -    |      | ns |  |  |  |
| t <sub>outcobidirpll</sub>                                  | 0.50 | 3.37 | 0.50 | 3.69 | -    | -    | ns |  |  |  |
| t <sub>XZBIDIRPLL</sub>                                     |      | 5.00 |      | 5.82 |      | -    | ns |  |  |  |
| t <sub>ZXBIDIRPLL</sub>                                     |      | 5.00 |      | 5.82 |      | -    | ns |  |  |  |

Tables 61 through 66 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

| Table 61. EP20K100E f <sub>MAX</sub> LE Timing Microparameters |      |      |      |      |      |      |    |  |  |  |
|--|------|------|------|------|------|------|----|--|--|--|
| Symbol   |      | -1   |      | -2   |      | -3   |    |  |  |  |
|  | Min  | Max  | Min  | Max  | Min  | Max  |    |  |  |  |
| t <sub>SU</sub>  | 0.25 |      | 0.25 |      | 0.25 |      | ns |  |  |  |
| t <sub>H</sub>   | 0.25 |      | 0.25 |      | 0.25 |      | ns |  |  |  |
| t <sub>CO</sub>  |      | 0.28 |      | 0.28 |      | 0.34 | ns |  |  |  |
| t <sub>LUT</sub>   |      | 0.80 |      | 0.95 |      | 1.13 | ns |  |  |  |

#### APEX 20K Programmable Logic Device Family Data Sheet

| Table 87. EP20K400E f <sub>MAX</sub> Routing Delays |                   |      |                    |      |         |         |      |  |  |  |
|---|-------------------|------|--------------------|------|---------|---------|------|--|--|--|
| Symbol  | ol -1 Speed Grade |      | ade -2 Speed Grade |      | -3 Spee | d Grade | Unit |  |  |  |
|   | Min               | Max  | Min                | Max  | Min     | Max     |      |  |  |  |
| t <sub>F1-4</sub>                                   |                   | 0.25 |                    | 0.25 |         | 0.26    | ns   |  |  |  |
| t <sub>F5-20</sub>                                  |                   | 1.01 |                    | 1.12 |         | 1.25    | ns   |  |  |  |
| t <sub>F20+</sub>                                   |                   | 3.71 |                    | 3.92 |         | 4.17    | ns   |  |  |  |

| Symbol             | Symbol -1 Speed Grade |     | -1 Speed Grade -2 Speed Grade |     | -3 Speed | Unit |    |
|--------------------|-----------------------|-----|-------------------------------|-----|----------|------|----|
|                    | Min                   | Max | Min                           | Max | Min      | Max  |    |
| t <sub>CH</sub>    | 1.36                  |     | 2.22                          |     | 2.35     |      | ns |
| t <sub>CL</sub>    | 1.36                  |     | 2.26                          |     | 2.35     |      | ns |
| t <sub>CLRP</sub>  | 0.18                  |     | 0.18                          |     | 0.19     |      | ns |
| t <sub>PREP</sub>  | 0.18                  |     | 0.18                          |     | 0.19     |      | ns |
| t <sub>ESBCH</sub> | 1.36                  |     | 2.26                          |     | 2.35     |      | ns |
| t <sub>ESBCL</sub> | 1.36                  |     | 2.26                          |     | 2.35     |      | ns |
| t <sub>ESBWP</sub> | 1.17                  |     | 1.38                          |     | 1.56     |      | ns |
| t <sub>ESBRP</sub> | 0.94                  |     | 1.09                          |     | 1.25     |      | ns |

| Table 89. EP20K400E External Timing Parameters |                |      |         |          |         |         |      |  |  |  |
|--|----------------|------|---------|----------|---------|---------|------|--|--|--|
| Symbol   | -1 Speed Grade |      | -2 Spee | ed Grade | -3 Spee | d Grade | Unit |  |  |  |
|  | Min            | Max  | Min     | Max      | Min     | Max     |      |  |  |  |
| t <sub>INSU</sub>                              | 2.51           |      | 2.64    |          | 2.77    |         | ns   |  |  |  |
| t <sub>INH</sub>                               | 0.00           |      | 0.00    |          | 0.00    |         | ns   |  |  |  |
| t <sub>outco</sub>                             | 2.00           | 5.25 | 2.00    | 5.79     | 2.00    | 6.32    | ns   |  |  |  |
| t <sub>insupll</sub>                           | 3.221          |      | 3.38    |          | -       |         | ns   |  |  |  |
| t <sub>INHPLL</sub>                            | 0.00           |      | 0.00    |          | -       |         | ns   |  |  |  |
| t <sub>outcopll</sub>                          | 0.50           | 2.25 | 0.50    | 2.45     | -       | -       | ns   |  |  |  |

Г

| Table 92. EP20K600E f <sub>MAX</sub> ESB Timing Microparameters |         |          |        |          |         |         |      |  |  |
|---|---------|----------|--------|----------|---------|---------|------|--|--|
| Symbol  | -1 Spee | ed Grade | -2 Spe | ed Grade | -3 Spee | d Grade | Unit |  |  |
|   | Min     | Max      | Min    | Max      | Min     | Max     |      |  |  |
| t <sub>ESBARC</sub>   |         | 1.67     |        | 2.39     |         | 3.11    | ns   |  |  |
| t <sub>ESBSRC</sub>   |         | 2.27     |        | 3.07     |         | 3.86    | ns   |  |  |
| t <sub>ESBAWC</sub>   |         | 3.19     |        | 4.56     |         | 5.93    | ns   |  |  |
| t <sub>ESBSWC</sub>   |         | 3.51     |        | 4.62     |         | 5.72    | ns   |  |  |
| t <sub>ESBWASU</sub>  | 1.46    |          | 2.08   |          | 2.70    |         | ns   |  |  |
| t <sub>ESBWAH</sub>   | 0.00    |          | 0.00   |          | 0.00    |         | ns   |  |  |
| t <sub>ESBWDSU</sub>  | 1.60    |          | 2.29   |          | 2.97    |         | ns   |  |  |
| t <sub>ESBWDH</sub>   | 0.00    |          | 0.00   |          | 0.00    |         | ns   |  |  |
| t <sub>ESBRASU</sub>  | 1.61    |          | 2.30   |          | 2.99    |         | ns   |  |  |
| t <sub>ESBRAH</sub>   | 0.00    |          | 0.00   |          | 0.00    |         | ns   |  |  |
| t <sub>ESBWESU</sub>  | 1.49    |          | 2.30   |          | 3.11    |         | ns   |  |  |
| t <sub>ESBWEH</sub>   | 0.00    |          | 0.00   |          | 0.00    |         | ns   |  |  |
| t <sub>ESBDATASU</sub>  | -0.01   |          | 0.35   |          | 0.71    |         | ns   |  |  |
| t <sub>ESBDATAH</sub>   | 0.13    |          | 0.13   |          | 0.13    |         | ns   |  |  |
| t <sub>ESBWADDRSU</sub>   | 0.19    |          | 0.62   |          | 1.06    |         | ns   |  |  |
| t <sub>ESBRADDRSU</sub>   | 0.25    |          | 0.71   |          | 1.17    |         | ns   |  |  |
| t <sub>ESBDATACO1</sub>   |         | 1.01     |        | 1.19     |         | 1.37    | ns   |  |  |
| t <sub>ESBDATACO2</sub>   |         | 2.18     |        | 3.12     |         | 4.05    | ns   |  |  |
| t <sub>ESBDD</sub>  |         | 3.19     |        | 4.56     |         | 5.93    | ns   |  |  |
| t <sub>PD</sub>   |         | 1.57     |        | 2.25     |         | 2.92    | ns   |  |  |
| t <sub>PTERMSU</sub>  | 0.85    |          | 1.43   |          | 2.01    |         | ns   |  |  |
| t <sub>PTERMCO</sub>  |         | 1.03     |        | 1.21     |         | 1.39    | ns   |  |  |

| Table 93. EP20K600E f <sub>MAX</sub> Routing Delays |                |      |                |      |                |      |      |  |  |
|---|----------------|------|----------------|------|----------------|------|------|--|--|
| Symbol  | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |  |  |
|   | Min            | Max  | Min            | Max  | Min            | Max  |      |  |  |
| t <sub>F1-4</sub>                                   |                | 0.22 |                | 0.25 |                | 0.26 | ns   |  |  |
| t <sub>F5-20</sub>                                  |                | 1.26 |                | 1.39 |                | 1.52 | ns   |  |  |
| t <sub>F20+</sub>                                   |                | 3.51 |                | 3.88 |                | 4.26 | ns   |  |  |

| Table 94. EP20K600E Minimum Pulse Width Timing Parameters |         |         |         |         |          |         |      |  |  |  |
|---|---------|---------|---------|---------|----------|---------|------|--|--|--|
| Symbol  | -1 Spee | d Grade | -2 Spee | d Grade | -3 Speed | l Grade | Unit |  |  |  |
|   | Min     | Max     | Min     | Max     | Min      | Max     |      |  |  |  |
| t <sub>CH</sub>   | 2.00    |         | 2.50    |         | 2.75     |         | ns   |  |  |  |
| t <sub>CL</sub>   | 2.00    |         | 2.50    |         | 2.75     |         | ns   |  |  |  |
| t <sub>CLRP</sub>   | 0.18    |         | 0.26    |         | 0.34     |         | ns   |  |  |  |
| t <sub>PREP</sub>   | 0.18    |         | 0.26    |         | 0.34     |         | ns   |  |  |  |
| t <sub>ESBCH</sub>  | 2.00    |         | 2.50    |         | 2.75     |         | ns   |  |  |  |
| t <sub>ESBCL</sub>  | 2.00    |         | 2.50    |         | 2.75     |         | ns   |  |  |  |
| t <sub>ESBWP</sub>  | 1.17    |         | 1.68    |         | 2.18     |         | ns   |  |  |  |
| t <sub>ESBRP</sub>  | 0.95    |         | 1.35    |         | 1.76     |         | ns   |  |  |  |

| Table 95. EP20K600E External Timing Parameters |                |      |         |          |         |         |      |  |  |  |
|--|----------------|------|---------|----------|---------|---------|------|--|--|--|
| Symbol   | -1 Speed Grade |      | -2 Spee | ed Grade | -3 Spee | d Grade | Unit |  |  |  |
|  | Min            | Max  | Min     | Max      | Min     | Max     |      |  |  |  |
| t <sub>INSU</sub>                              | 2.74           |      | 2.74    |          | 2.87    |         | ns   |  |  |  |
| t <sub>INH</sub>                               | 0.00           |      | 0.00    |          | 0.00    |         | ns   |  |  |  |
| t <sub>outco</sub>                             | 2.00           | 5.51 | 2.00    | 6.06     | 2.00    | 6.61    | ns   |  |  |  |
| tINSUPLL                                       | 1.86           |      | 1.96    |          | -       |         | ns   |  |  |  |
| t <sub>INHPLL</sub>                            | 0.00           |      | 0.00    |          | -       |         | ns   |  |  |  |
| toutcopll                                      | 0.50           | 2.62 | 0.50    | 2.91     | -       | -       | ns   |  |  |  |

| Table 96. EP20K600E External Bidirectional Timing Parameters |         |         |         |         |         |      |    |  |
|--|---------|---------|---------|---------|---------|------|----|--|
| Symbol   | -1 Spee | d Grade | -2 Spee | d Grade | -3 Spee | Unit |    |  |
|  | Min     | Max     | Min     | Мах     | Min     | Max  |    |  |
| t <sub>insubidir</sub>                                       | 0.64    |         | 0.98    |         | 1.08    |      | ns |  |
| t <sub>inhbidir</sub>  | 0.00    |         | 0.00    |         | 0.00    |      | ns |  |
| t <sub>outcobidir</sub>                                      | 2.00    | 5.51    | 2.00    | 6.06    | 2.00    | 6.61 | ns |  |
| t <sub>XZBIDIR</sub>   |         | 6.10    |         | 6.74    |         | 7.10 | ns |  |
| t <sub>ZXBIDIR</sub>   |         | 6.10    |         | 6.74    |         | 7.10 | ns |  |
| t <sub>insubidirpll</sub>                                    | 2.26    |         | 2.68    |         | -       |      | ns |  |
| t <sub>inhbidirpll</sub>                                     | 0.00    |         | 0.00    |         | -       |      | ns |  |
| t <sub>outcobidirpll</sub>                                   | 0.50    | 2.62    | 0.50    | 2.91    | -       | -    | ns |  |
| t <sub>XZBIDIRPLL</sub>                                      |         | 3.21    |         | 3.59    |         | -    | ns |  |
| t <sub>ZXBIDIRPLL</sub>                                      |         | 3.21    |         | 3.59    |         | -    | ns |  |

| Table 104. EP20K1500E f <sub>MAX</sub> ESB Timing Microparameters |         |          |        |          |         |         |      |  |  |
|---|---------|----------|--------|----------|---------|---------|------|--|--|
| Symbol  | -1 Spee | ed Grade | -2 Spe | ed Grade | -3 Spee | d Grade | Unit |  |  |
|   | Min     | Max      | Min    | Max      | Min     | Max     |      |  |  |
| t <sub>ESBARC</sub>   |         | 1.78     |        | 2.02     |         | 1.95    | ns   |  |  |
| t <sub>ESBSRC</sub>   |         | 2.52     |        | 2.91     |         | 3.14    | ns   |  |  |
| t <sub>ESBAWC</sub>   |         | 3.52     |        | 4.11     |         | 4.40    | ns   |  |  |
| t <sub>ESBSWC</sub>   |         | 3.23     |        | 3.84     |         | 4.16    | ns   |  |  |
| t <sub>ESBWASU</sub>  | 0.62    |          | 0.67   |          | 0.61    |         | ns   |  |  |
| t <sub>ESBWAH</sub>   | 0.41    |          | 0.55   |          | 0.55    |         | ns   |  |  |
| t <sub>ESBWDSU</sub>  | 0.77    |          | 0.79   |          | 0.81    |         | ns   |  |  |
| t <sub>ESBWDH</sub>   | 0.41    |          | 0.55   |          | 0.55    |         | ns   |  |  |
| t <sub>ESBRASU</sub>  | 1.74    |          | 1.92   |          | 1.85    |         | ns   |  |  |
| t <sub>ESBRAH</sub>   | 0.00    |          | 0.01   |          | 0.23    |         | ns   |  |  |
| t <sub>ESBWESU</sub>  | 2.07    |          | 2.28   |          | 2.41    |         | ns   |  |  |
| t <sub>ESBWEH</sub>   | 0.00    |          | 0.00   |          | 0.00    |         | ns   |  |  |
| t <sub>ESBDATASU</sub>  | 0.25    |          | 0.27   |          | 0.29    |         | ns   |  |  |
| t <sub>ESBDATAH</sub>   | 0.13    |          | 0.13   |          | 0.13    |         | ns   |  |  |
| t <sub>ESBWADDRSU</sub>   | 0.11    |          | 0.04   |          | 0.11    |         | ns   |  |  |
| t <sub>ESBRADDRSU</sub>   | 0.14    |          | 0.11   |          | 0.16    |         | ns   |  |  |
| t <sub>ESBDATACO1</sub>   |         | 1.29     |        | 1.50     |         | 1.63    | ns   |  |  |
| t <sub>ESBDATACO2</sub>   |         | 2.55     |        | 2.99     |         | 3.22    | ns   |  |  |
| t <sub>ESBDD</sub>  |         | 3.12     |        | 3.57     |         | 3.85    | ns   |  |  |
| t <sub>PD</sub>   |         | 1.84     |        | 2.13     |         | 2.32    | ns   |  |  |
| t <sub>PTERMSU</sub>  | 1.08    |          | 1.19   |          | 1.32    |         | ns   |  |  |
| t <sub>PTERMCO</sub>  |         | 1.31     |        | 1.53     |         | 1.66    | ns   |  |  |

| Table 105. EP20K1500E f <sub>MAX</sub> Routing Delays |                |      |                |      |                |      |      |  |
|---|----------------|------|----------------|------|----------------|------|------|--|
| Symbol  | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |  |
|   | Min            | Max  | Min            | Max  | Min            | Max  |      |  |
| t <sub>F1-4</sub>                                     |                | 0.28 |                | 0.28 |                | 0.28 | ns   |  |
| t <sub>F5-20</sub>                                    |                | 1.36 |                | 1.50 |                | 1.62 | ns   |  |
| t <sub>F20+</sub>                                     |                | 4.43 |                | 4.48 |                | 5.07 | ns   |  |

SRAM configuration elements allow APEX 20K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming usermode operation. In-field upgrades can be performed by distributing new configuration files.

### **Configuration Schemes**

The configuration data for an APEX 20K device can be loaded with one of five configuration schemes (see Table 111), chosen on the basis of the target application. An EPC2 or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of an APEX 20K device. When a configuration device is used, the system can configure automatically at system power-up.

Multiple APEX 20K devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

| Table 111. Data Sources for Configuration |  |  |  |  |  |
|---|--|--|--|--|--|
| Configuration Scheme                      | Data Source  |  |  |  |  |
| Configuration device                      | EPC1, EPC2, EPC16 configuration devices  |  |  |  |  |
| Passive serial (PS)                       | MasterBlaster or ByteBlasterMV download cable or serial data source                      |  |  |  |  |
| Passive parallel asynchronous (PPA)       | Parallel data source   |  |  |  |  |
| Passive parallel synchronous (PPS)        | Parallel data source   |  |  |  |  |
| JTAG                                      | MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam or JBC File |  |  |  |  |



For more information on configuration, see *Application Note* 116 (*Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.*)

### **Device Pin-Outs**

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information

#### Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- *t*<sub>ESBWEH</sub> added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.