E·XFL

Intel - EP20K1000EFC672-2X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	3840
Number of Logic Elements/Cells	38400
Total RAM Bits	327680
Number of I/O	508
Number of Gates	1772000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k1000efc672-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Description

APEX[™] 20K devices are the first PLDs designed with the MultiCore architecture, which combines the strengths of LUT-based and productterm-based devices with an enhanced memory structure. LUT-based logic provides optimized performance and efficiency for data-path, registerintensive, mathematical, or digital signal processing (DSP) designs. Product-term-based logic is optimized for complex combinatorial paths, such as complex state machines. LUT- and product-term-based logic combined with memory functions and a wide variety of MegaCore and AMPP functions make the APEX 20K device architecture uniquely suited for system-on-a-programmable-chip designs. Applications historically requiring a combination of LUT-, product-term-, and memory-based devices can now be integrated into one APEX 20K device.

APEX 20KE devices are a superset of APEX 20K devices and include additional features such as advanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry. In addition, APEX 20KE devices extend the APEX 20K family to 1.5 million gates. APEX 20KE devices are denoted with an "E" suffix in the device name (e.g., the EP20K1000E device is an APEX 20KE device). Table 8 compares the features included in APEX 20K and APEX 20KE devices.

Functional Description

APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack[®] Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20K device.



Logic Element

The LE, the smallest unit of logic in the APEX 20K architecture, is compact and provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable register and carry and cascade chains. Each LE drives the local interconnect, MegaLAB interconnect, and FastTrack Interconnect routing structures. See Figure 5.



Each LE's programmable register can be configured for D, T, JK, or SR operation. The register's clock and clear control signals can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the register is bypassed and the output of the LUT drives the outputs of the LE.



Figure 6. APEX 20K Carry Chain

LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.



Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

Figure 26. APEX 20KE Bidirectional I/O Registers N





Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



Figure 28 shows how a column IOE connects to the interconnect.

Figure 28. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

Clock Phase & Delay Adjustment

The APEX 20KE ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

LVDS Support

Two PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 megabits per second (Mbps) LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400E and larger devices for high-speed LVDS interfacing.

Lock Signals

The APEX 20KE ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the APEX 20K ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. In APEX 20KE devices, the clock input standard is programmable, so the PLL cannot respond to the clock until the device is configured. The PLL locks onto the input clock as soon as configuration is complete. Figure 30 shows the incoming and generated clock specifications.

For more information on ClockLock and ClockBoost circuitry, see Application Note 115: Using the ClockLock and ClockBoost PLL Features in APEX Devices.



Figure 30. Specifications for the Incoming & Generated Clocks Note (1)

Note to Figure 30:

(1) The tI parameter refers to the nominal input clock period; the tO parameter refers to the nominal output clock period.

Table 15 summarizes the APEX 20K ClockLock and ClockBoost parameters for -1 speed-grade devices.

Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 1 of 2)									
Symbol	Parameter	Min	Max	Unit					
f _{OUT}	Output frequency	25	180	MHz					
f _{CLK1} <i>(1)</i>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	180 (1)	MHz					
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	90	MHz					
f _{CLK4}	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	48	MHz					
t _{outduty}	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%					
f _{CLKDEV}	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals 1) (2)		25,000 (3)	PPM					
t _R	Input rise time		5	ns					
t _F	Input fall time		5	ns					
t _{LOCK}	Time required for ClockLock/ClockBoost to acquire lock (4)		10	μs					

٦

Table 18. A	(Part 1	of 2) Note	e (1)				
Symbol	Parameter	I/O Standard	I/O Standard -1X Speed Gra		Grade -2X Speed Grade		
			Min	Max	Min	Max	
f _{VCO} (4)	Voltage controlled oscillator operating range		200	500	200	500	MHz
f _{CLOCK0}	Clock0 PLL output frequency for internal use		1.5	335	1.5	200	MHz
f _{CLOCK1}	Clock1 PLL output frequency for internal use		20	335	20	200	MHz
f _{CLOCK0_EXT}	Output clock frequency for	3.3-V LVTTL	1.5	245	1.5	226	MHz
	external clock0 output	2.5-V LVTTL	1.5	234	1.5	221	MHz
		1.8-V LVTTL	1.5	223	1.5	216	MHz
		GTL+	1.5	205	1.5	193	MHz
		SSTL-2 Class I	1.5	158	1.5	157	MHz
		SSTL-2 Class II	1.5	142	1.5	142	MHz
		SSTL-3 Class I	1.5	166	1.5	162	MHz
		SSTL-3 Class II	1.5	149	1.5	146	MHz
		LVDS	1.5	420	1.5	350	MHz
f _{CLOCK1_EXT}	Output clock frequency for	3.3-V LVTTL	20	245	20	226	MHz
	external clock1 output	2.5-V LVTTL	20	234	20	221	MHz
		1.8-V LVTTL	20	223	20	216	MHz
		GTL+	20	205	20	193	MHz
		SSTL-2 Class I	20	158	20	157	MHz
		SSTL-2 Class II	20	142	20	142	MHz
		SSTL-3 Class I	20	166	20	162	MHz
		SSTL-3 Class II	20	149	20	146	MHz
		LVDS	20	420	20	350	MHz



Figure 32. APEX 20K AC Test Conditions Note (1)

Note to Figure 32:

Power supply transients can affect AC measurements. Simultaneous transitions of (1) multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Operating **Conditions**

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

TADIE 23. APEX ZUK 5.0-V TOIERANT DEVICE ADSOLUTE MAXIMUM RATINGS NOTES (1), (2)							
Symbol	Parameter	Conditions	Min	Max	Unit		
V _{CCINT}	Supply voltage	With respect to ground (3)	-0.5	3.6	V		
V _{CCIO}			-0.5	4.6	V		
VI	DC input voltage		-2.0	5.75	V		
I _{OUT}	DC output current, per pin		-25	25	mA		
T _{STG}	Storage temperature	No bias	-65	150	°C		
T _{AMB}	Ambient temperature	Under bias	-65	135	°C		
ТJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C		
		Ceramic PGA packages, under bias		150	°C		

Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings	Notes (1), (2)
---	----------------

Table 2	Table 24. APEX 20K 5.0-V Tolerant Device Recommended Operating Conditions Note (2)								
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CCINT}	Supply voltage for internal logic and input buffers	(4), (5)	2.375 (2.375)	2.625 (2.625)	V				
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(4), (5)	3.00 (3.00)	3.60 (3.60)	V				
	Supply voltage for output buffers, 2.5-V operation	(4), (5)	2.375 (2.375)	2.625 (2.625)	V				
VI	Input voltage	(3), (6)	-0.5	5.75	V				
Vo	Output voltage		0	V _{CCIO}	V				
ТJ	Junction temperature	For commercial use	0	85	°C				
		For industrial use	-40	100	°C				
t _R	Input rise time			40	ns				
t _F	Input fall time			40	ns				

Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 1 of 2) Notes (2), (7), (8)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V _{IH}	High-level input voltage		1.7, 0.5 × V _{CCIO} (9)		5.75	V		
V _{IL}	Low-level input voltage		-0.5		$0.8, 0.3 \times V_{CCIO}$	V		
V _{OH}	3.3-V high-level TTL output voltage	I _{OH} = -8 mA DC, V _{CCIO} = 3.00 V <i>(10)</i>	2.4			V		
	3.3-V high-level CMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V <i>(10)</i>	V _{CCIO} – 0.2			V		
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (10)	$0.9 \times V_{CCIO}$			V		
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V <i>(10)</i>	2.1			V		
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V (10)	2.0			V		
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$	1.7			V		

Table 46. EP20K200 External Bidirectional Timing Parameters									
Symbol	-1 Spee	d Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR} (1)	1.9		2.3		2.6		ns		
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns		
t _{OUTCOBIDIR} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns		
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns		
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns		
t _{INSUBIDIR} (2)	1.1		1.2		-		ns		
t _{INHBIDIR} (2)	0.0		0.0		-		ns		
t _{OUTCOBIDIR} (2)	0.5	2.7	0.5	3.1	-	-	ns		
t _{XZBIDIR} (2)		4.3		5.0		-	ns		
t _{ZXBIDIR} (2)		4.3		5.0		-	ns		

Table 47. EP20K400 External Timing Parameters

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t _{INSU} (1)	1.4		1.8		2.0		ns		
t _{INH} (1)	0.0		0.0		0.0		ns		
t _{OUTCO} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns		
t _{INSU} (2)	0.4		1.0		-		ns		
t _{INH} (2)	0.0		0.0		-		ns		
t _{OUTCO} (2)	0.5	3.1	0.5	4.1	-	-	ns		

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.4		1.8		2.0		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{XZBIDIR} (1)		7.3		8.9		10.3	ns
t _{ZXBIDIR} (1)		7.3		8.9		10.3	ns
t _{INSUBIDIR} (2)	0.5		1.0		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (2)	0.5	3.1	0.5	4.1	-	-	ns
t _{XZBIDIR} (2)		6.2		7.6		-	ns
t _{ZXBIDIR} (2)		6.2		7.6		_	ns

Altera Corporation

Table 72. EP20K160E External Bidirectional Timing Parameters								
Symbol	-	·1	-:	-2		-3		
	Min	Max	Min	Max	Min	Max		
t _{insubidir}	2.86		3.24		3.54		ns	
t _{inhbidir}	0.00		0.00		0.00		ns	
t _{outcobidir}	2.00	5.07	2.00	5.59	2.00	6.13	ns	
t _{XZBIDIR}		7.43		8.23		8.58	ns	
t _{ZXBIDIR}		7.43		8.23		8.58	ns	
t _{insubidirpll}	4.93		5.48		-		ns	
t _{inhbidirpll}	0.00		0.00		-		ns	
toutcobidirpll	0.50	3.00	0.50	3.35	-	-	ns	
t _{XZBIDIRPLL}		5.36		5.99		-	ns	
t _{ZXBIDIRPLL}		5.36		5.99		-	ns	

Tables 73 through 78 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K200E APEX 20KE devices.

Table 73. EP20K200E f _{MAX} LE Timing Microparameters										
Symbol	-1			-2	-		Unit			
	Min	Max	Min	Max	Min	Max				
t _{SU}	0.23		0.24		0.26		ns			
t _H	0.23		0.24		0.26		ns			
t _{CO}		0.26		0.31		0.36	ns			
t _{LUT}		0.70		0.90		1.14	ns			

Altera Corporation

Table 74. EP20K200E f _{MAX} ESB Timing Microparameters									
Symbol	-1		-2		-3		Unit		
	Min	Мах	Min	Мах	Min	Max			
t _{ESBARC}		1.68		2.06		2.24	ns		
t _{ESBSRC}		2.27		2.77		3.18	ns		
t _{ESBAWC}		3.10		3.86		4.50	ns		
t _{ESBSWC}		2.90		3.67		4.21	ns		
t _{ESBWASU}	0.55		0.67		0.74		ns		
t _{ESBWAH}	0.36		0.46		0.48		ns		
t _{ESBWDSU}	0.69		0.83		0.95		ns		
t _{ESBWDH}	0.36		0.46		0.48		ns		
t _{ESBRASU}	1.61		1.90		2.09		ns		
t _{ESBRAH}	0.00		0.00		0.01		ns		
t _{ESBWESU}	1.42		1.71		2.01		ns		
t _{ESBWEH}	0.00		0.00		0.00		ns		
t _{ESBDATASU}	-0.06		-0.07		0.05		ns		
t _{ESBDATAH}	0.13		0.13		0.13		ns		
t _{ESBWADDRSU}	0.11		0.13		0.31		ns		
t _{ESBRADDRSU}	0.18		0.23		0.39		ns		
t _{ESBDATACO1}		1.09		1.35		1.51	ns		
t _{ESBDATACO2}		2.19		2.75		3.22	ns		
t _{ESBDD}		2.75		3.41		4.03	ns		
t _{PD}		1.58		1.97		2.33	ns		
t _{PTERMSU}	1.00		1.22		1.51		ns		
t _{PTERMCO}		1.10		1.37		1.09	ns		

Table 75. EP20K200E f _{MAX} Routing Delays										
Symbol	-1			-2		3	Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.25		0.27		0.29	ns			
t _{F5-20}		1.02		1.20		1.41	ns			
t _{F20+}		1.99		2.23		2.53	ns			

Table 76. EP20K200E Minimum Pulse Width Timing Parameters										
Symbol		-1		-2		-3				
	Min	Max	Min	Max	Min	Max				
t _{CH}	1.36		2.44		2.65		ns			
t _{CL}	1.36		2.44		2.65		ns			
t _{CLRP}	0.18		0.19		0.21		ns			
t _{PREP}	0.18		0.19		0.21		ns			
t _{ESBCH}	1.36		2.44		2.65		ns			
t _{ESBCL}	1.36		2.44		2.65		ns			
t _{ESBWP}	1.18		1.48		1.76		ns			
t _{ESBRP}	0.95		1.17		1.41		ns			

Table 77. EP20K200E External Timing Parameters										
Symbol	Symbol -			-2	-3	-3				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.24		2.35		2.47		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	5.12	2.00	5.62	2.00	6.11	ns			
t _{INSUPLL}	2.13		2.07		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t _{outcopll}	0.50	3.01	0.50	3.36	-	-	ns			

Table 78. EP20K200E External Bidirectional Timing Parameters									
Symbol	-1		-	2	-	Unit			
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR}	2.81		3.19		3.54		ns		
t _{inhbidir}	0.00		0.00		0.00		ns		
t _{outcobidir}	2.00	5.12	2.00	5.62	2.00	6.11	ns		
t _{xzbidir}		7.51		8.32		8.67	ns		
t _{ZXBIDIR}		7.51		8.32		8.67	ns		
t _{insubidirpll}	3.30		3.64		-		ns		
t _{inhbidirpll}	0.00		0.00		-		ns		
t _{outcobidirpll}	0.50	3.01	0.50	3.36	-	-	ns		
t _{xzbidirpll}		5.40		6.05		-	ns		
t _{ZXBIDIRPLL}		5.40		6.05		-	ns		

Tables 79 through 84 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K300E APEX 20KE devices.

Table 79. EP20K300E f _{MAX} LE Timing Microparameters										
Symbol	-1			-2	-	Unit				
	Min	Max	Min	Max	Min	Max				
t _{SU}	0.16		0.17		0.18		ns			
t _H	0.31		0.33		0.38		ns			
t _{CO}		0.28		0.38		0.51	ns			
t _{LUT}		0.79		1.07		1.43	ns			

Table 98. EP20K1000E f _{MAX} ESB Timing Microparameters										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	-3 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t _{ESBARC}		1.78		2.02		1.95	ns			
t _{ESBSRC}		2.52		2.91		3.14	ns			
t _{ESBAWC}		3.52		4.11		4.40	ns			
t _{ESBSWC}		3.23		3.84		4.16	ns			
t _{ESBWASU}	0.62		0.67		0.61		ns			
t _{ESBWAH}	0.41		0.55		0.55		ns			
t _{ESBWDSU}	0.77		0.79		0.81		ns			
t _{ESBWDH}	0.41		0.55		0.55		ns			
t _{ESBRASU}	1.74		1.92		1.85		ns			
t _{ESBRAH}	0.00		0.01		0.23		ns			
t _{ESBWESU}	2.07		2.28		2.41		ns			
t _{ESBWEH}	0.00		0.00		0.00		ns			
t _{ESBDATASU}	0.25		0.27		0.29		ns			
t _{ESBDATAH}	0.13		0.13		0.13		ns			
t _{ESBWADDRSU}	0.11		0.04		0.11		ns			
t _{ESBRADDRSU}	0.14		0.11		0.16		ns			
t _{ESBDATACO1}		1.29		1.50		1.63	ns			
t _{ESBDATACO2}		2.55		2.99		3.22	ns			
t _{ESBDD}		3.12		3.57		3.85	ns			
t _{PD}		1.84		2.13		2.32	ns			
t _{PTERMSU}	1.08		1.19		1.32		ns			
t _{PTERMCO}		1.31		1.53		1.66	ns			

Г

٦