E·XFL

Intel - EP20K100BC356-2X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

D	e	ta	i	ls

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	252
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	356-LBGA
Supplier Device Package	356-BGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100bc356-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Additiona	al APEX 20K De	vice Features	Note (1)			
Feature	EP20K300E	EP20K400	EP20K400E	EP20K600E	EP20K1000E	EP20K1500E
Maximum system gates	728,000	1,052,000	1,052,000	1,537,000	1,772,000	2,392,000
Typical gates	300,000	400,000	400,000	600,000	1,000,000	1,500,000
LEs	11,520	16,640	16,640	24,320	38,400	51,840
ESBs	72	104	104	152	160	216
Maximum RAM bits	147,456	212,992	212,992	311,296	327,680	442,368
Maximum macrocells	1,152	1,664	1,664	2,432	2,560	3,456
Maximum user I/O pins	408	502	488	588	708	808

Note to Tables 1 and 2:

 The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
 - 1.8-V and 2.5-V supply voltage (see Table 3)
 - MultiVolt[™] I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - ESB offering programmable power-saving mode

Table 3. APEX 20K Supply Voltages						
Feature	De	vice				
	EP20K100 EP20K200 EP20K400	EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E				
Internal supply voltage (V _{CCINT})	2.5 V	1.8 V				
MultiVolt I/O interface voltage levels (V _{CCIO})	2.5 V, 3.3 V, 5.0 V	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)				

Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LABwide clock signals are used.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack Interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.



Figure 4. LAB Control Signal Generation

Notes to Figure 4:

- APEX 20KE devices have four dedicated clocks. (1)
- The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the (2) LAB.
- (3)The SYNCCLR signal can be generated by the local interconnect or global signals.

LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.



Figure 26. APEX 20KE Bidirectional I/O Registers N





Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.



Figure 29. APEX 20KE I/O Banks

Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V_{CCIO} set to 3.3 V, 2.5 V, or 1.8 V.

Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the V_{CCIO} and V_{CCINT} power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V_{CCINT} level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support											
V _{CCIO} (V)	V _{CCIO} (V) Input Signals (V) Output Signals (V)										
	2.5	3.3	2.5	3.3	5.0						
2.5	\checkmark	✓(1)	√(1)	~							
3.3	\checkmark	\checkmark \checkmark \checkmark \checkmark (1) \checkmark (2) \checkmark \checkmark									

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}.
- (2) When $V_{CCIO} = 3.3 \text{ V}$, an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20K devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20K devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20K devices support the JTAG instructions shown in Table 19. Although EP20K1500E devices support the JTAG BYPASS and SignalTap instructions, they do not support boundary-scan testing or the use of the JTAG port for configuration.

Table 19. APEX 20K JT	Table 19. APEX 20K JTAG Instructions					
JTAG Instruction	Description					
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.					
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.					
BYPASS (1)	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.					
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.					
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.					
ICR Instructions	Used when configuring an APEX 20K device via the JTAG port with a MasterBlaster [™] or ByteBlasterMV [™] download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.					
SignalTap Instructions (1)	Monitors internal device operation with the SignalTap embedded logic analyzer.					

able 19 APFX 20K .ITAG Instruction

Note to Table 19:

(1) The EP20K1500E device supports the JTAG BYPASS instruction and the SignalTap instructions.

The APEX 20K device instruction register length is 10 bits. The APEX 20K device USERCODE register length is 32 bits. Tables 20 and 21 show the boundary-scan register length and device IDCODE information for APEX 20K devices.

Table 20. APEX 20K Boundary-Scan Register Length					
Device	Boundary-Scan Register Length				
EP20K30E	420				
EP20K60E	624				
EP20K100	786				
EP20K100E	774				
EP20K160E	984				
EP20K200	1,176				
EP20K200E	1,164				
EP20K300E	1,266				
EP20K400	1,536				
EP20K400E	1,506				
EP20K600E	1,806				
EP20K1000E	2,190				
EP20K1500E	1 (1)				

Note to Table 20:

(1) This device does not support JTAG boundary scan testing.



Figure 32. APEX 20K AC Test Conditions Note (1)

Note to Figure 32:

Power supply transients can affect AC measurements. Simultaneous transitions of (1) multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Operating **Conditions**

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CCINT}	Supply voltage	With respect to ground (3)	-0.5	3.6	V				
V _{CCIO}			-0.5	4.6	V				
VI	DC input voltage		-2.0	5.75	V				
I _{OUT}	DC output current, per pin		-25	25	mA				
T _{STG}	Storage temperature	No bias	-65	150	°C				
T _{AMB}	Ambient temperature	Under bias	-65	135	°C				
Τ _J	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C				
		Ceramic PGA packages, under bias		150	°C				

Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings	Notes (1), (2)
---	----------------

Table 2	Table 24. APEX 20K 5.0-V Tolerant Device Recommended Operating Conditions Note (2)						
Symbol	Parameter	Conditions	Min	Max	Unit		
V _{CCINT}	Supply voltage for internal logic and input buffers	(4), (5)	2.375 (2.375)	2.625 (2.625)	V		
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(4), (5)	3.00 (3.00)	3.60 (3.60)	V		
	Supply voltage for output buffers, 2.5-V operation	(4), (5)	2.375 (2.375)	2.625 (2.625)	V		
VI	Input voltage	(3), (6)	-0.5	5.75	V		
Vo	Output voltage		0	V _{CCIO}	V		
ТJ	Junction temperature	For commercial use	0	85	°C		
		For industrial use	-40	100	°C		
t _R	Input rise time			40	ns		
t _F	Input fall time			40	ns		

Table 2	Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 1 of 2) Notes (2), (7), (8)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V _{IH}	High-level input voltage		1.7, 0.5 × V _{CCIO} (9)		5.75	V			
V _{IL}	Low-level input voltage		-0.5		$0.8, 0.3 \times V_{CCIO}$	V			
V _{OH}	3.3-V high-level TTL output voltage	I _{OH} = -8 mA DC, V _{CCIO} = 3.00 V <i>(10)</i>	2.4			V			
	3.3-V high-level CMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V <i>(10)</i>	V _{CCIO} - 0.2			V			
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (10)	$0.9 \times V_{CCIO}$			V			
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V <i>(10)</i>	2.1			V			
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V <i>(10)</i>	2.0			V			
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$	1.7			V			

Table 41. EP20K200 f _{MAX} Timing Parameters								
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Speed Grade		Units	
	Min	Max	Min	Max	Min	Max		
t _{SU}	0.5		0.6		0.8		ns	
t _H	0.7		0.8		1.0		ns	
t _{CO}		0.3		0.4		0.5	ns	
t _{LUT}		0.8		1.0		1.3	ns	
t _{ESBRC}		1.7		2.1		2.4	ns	
t _{ESBWC}		5.7		6.9		8.1	ns	
t _{ESBWESU}	3.3		3.9		4.6		ns	
t _{ESBDATASU}	2.2		2.7		3.1		ns	
t _{ESBDATAH}	0.6		0.8		0.9		ns	
t _{ESBADDRSU}	2.4		2.9		3.3		ns	
t _{ESBDATACO1}		1.3		1.6		1.8	ns	
t _{ESBDATACO2}		2.6		3.1		3.6	ns	
t _{ESBDD}		2.5		3.3		3.6	ns	
t _{PD}		2.5		3.0		3.6	ns	
t _{PTERMSU}	2.3		2.7		3.2		ns	
t _{PTERMCO}		1.5		1.8		2.1	ns	
t _{F1-4}		0.5		0.6		0.7	ns	
t _{F5-20}		1.6		1.7		1.8	ns	
t _{F20+}		2.2		2.2		2.3	ns	
t _{CH}	2.0		2.5		3.0		ns	
t _{CL}	2.0		2.5		3.0		ns	
t _{CLRP}	0.3		0.4		0.4		ns	
t _{PREP}	0.4		0.5		0.5		ns	
t _{ESBCH}	2.0		2.5		3.0		ns	
t _{ESBCL}	2.0		2.5		3.0		ns	
t _{ESBWP}	1.6		1.9		2.2		ns	
t _{ESBRP}	1.0		1.3		1.4		ns	

Table 52. EP	Table 52. EP20K30E Minimum Pulse Width Timing Parameters											
Symbol	-	1	-	2	-3		Unit					
	Min	Max	Min	Мах	Min	Max						
t _{CH}	0.55		0.78		1.15		ns					
t _{CL}	0.55		0.78		1.15		ns					
t _{CLRP}	0.22		0.31		0.46		ns					
t _{PREP}	0.22		0.31		0.46		ns					
t _{ESBCH}	0.55		0.78		1.15		ns					
t _{ESBCL}	0.55		0.78		1.15		ns					
t _{ESBWP}	1.43		2.01		2.97		ns					
t _{ESBRP}	1.15		1.62		2.39		ns					

Table 53. EP2	Table 53. EP20K30E External Timing Parameters												
Symbol	-	-1		-2		}	Unit						
	Min	Max	Min	Max	Min	Max							
t _{INSU}	2.02		2.13		2.24		ns						
t _{INH}	0.00		0.00		0.00		ns						
t _{outco}	2.00	4.88	2.00	5.36	2.00	5.88	ns						
t _{INSUPLL}	2.11		2.23		-		ns						
t _{INHPLL}	0.00		0.00		-		ns						
t _{outcopll}	0.50	2.60	0.50	2.88	-	-	ns						

Table 54. EP20K30E External Bidirectional Timing Parameters											
Symbol	-	1	-2		-3		Unit				
	Min	Max	Min	Max	Min	Max					
t _{insubidir}	1.85		1.77		1.54		ns				
t _{inhbidir}	0.00		0.00		0.00		ns				
t _{outcobidir}	2.00	4.88	2.00	5.36	2.00	5.88	ns				
t _{XZBIDIR}		7.48		8.46		9.83	ns				
t _{ZXBIDIR}		7.48		8.46		9.83	ns				
t _{insubidirpll}	4.12		4.24		-		ns				
t _{inhbidirpll}	0.00		0.00		-		ns				
t _{outcobidirpll}	0.50	2.60	0.50	2.88	-	-	ns				
t _{xzbidirpll}		5.21		5.99		-	ns				
t _{ZXBIDIRPLL}		5.21		5.99		-	ns				

Table 57. EP20K60E f _{MAX} Routing Delays										
Symbol		-1		-2		3	Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.24		0.26		0.30	ns			
t _{F5-20}		1.45		1.58		1.79	ns			
t _{F20+}		1.96		2.14		2.45	ns			

Table 58. EP20K60E Minimum Pulse Width Timing Parameters											
Symbol	-	1	-	-2		}	Unit				
	Min	Max	Min	Max	Min	Max					
t _{CH}	2.00		2.50		2.75		ns				
t _{CL}	2.00		2.50		2.75		ns				
t _{CLRP}	0.20		0.28		0.41		ns				
t _{PREP}	0.20		0.28		0.41		ns				
t _{ESBCH}	2.00		2.50		2.75		ns				
t _{ESBCL}	2.00		2.50		2.75		ns				
t _{ESBWP}	1.29		1.80		2.66		ns				
t _{ESBRP}	1.04		1.45		2.14		ns				

Table 59. EP20K60E External Timing Parameters											
Symbol	-1			-2		}	Unit				
	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.03		2.12		2.23		ns				
t _{INH}	0.00		0.00		0.00		ns				
t _{outco}	2.00	4.84	2.00	5.31	2.00	5.81	ns				
tinsupll	1.12		1.15		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
t _{outcopll}	0.50	3.37	0.50	3.69	-	-	ns				

Table 64. EP2	Table 64. EP20K100E Minimum Pulse Width Timing Parameters											
Symbol	-	1	-	-2		3	Unit					
	Min	Max	Min	Max	Min	Max						
t _{CH}	2.00		2.00		2.00		ns					
t _{CL}	2.00		2.00		2.00		ns					
t _{CLRP}	0.20		0.20		0.20		ns					
t _{PREP}	0.20		0.20		0.20		ns					
t _{ESBCH}	2.00		2.00		2.00		ns					
t _{ESBCL}	2.00		2.00		2.00		ns					
t _{ESBWP}	1.29		1.53		1.66		ns					
t _{ESBRP}	1.11		1.29		1.41		ns					

Table 65. EP2	Table 65. EP20K100E External Timing Parameters												
Symbol	-1			-2		}	Unit						
	Min	Max	Min	Max	Min	Max							
t _{INSU}	2.23		2.32		2.43		ns						
t _{INH}	0.00		0.00		0.00		ns						
t _{outco}	2.00	4.86	2.00	5.35	2.00	5.84	ns						
t _{INSUPLL}	1.58		1.66		-		ns						
t _{INHPLL}	0.00		0.00		-		ns						
t _{outcopll}	0.50	2.96	0.50	3.29	-	-	ns						

Table 66. EP20K100E External Bidirectional Timing Parameters											
Symbol	-	1	-	-2		-3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{insubidir}	2.74		2.96		3.19		ns				
t _{inhbidir}	0.00		0.00		0.00		ns				
t _{outcobidir}	2.00	4.86	2.00	5.35	2.00	5.84	ns				
t _{XZBIDIR}		5.00		5.48		5.89	ns				
t _{ZXBIDIR}		5.00		5.48		5.89	ns				
t _{insubidirpll}	4.64		5.03		-		ns				
t _{inhbidirpll}	0.00		0.00		-		ns				
t _{outcobidirpll}	0.50	2.96	0.50	3.29	-	-	ns				
t _{xzbidirpll}		3.10		3.42		-	ns				
t _{ZXBIDIRPLL}		3.10		3.42		-	ns				

Table 68. EP20K	160E f _{MAX} ESE	3 Timing Micı	roparameters				
Symbol	-1			-2	-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.65		2.02		2.11	ns
t _{ESBSRC}		2.21		2.70		3.11	ns
t _{ESBAWC}		3.04		3.79		4.42	ns
t _{ESBSWC}		2.81		3.56		4.10	ns
t _{ESBWASU}	0.54		0.66		0.73		ns
t _{ESBWAH}	0.36		0.45		0.47		ns
t _{ESBWDSU}	0.68		0.81		0.94		ns
t _{ESBWDH}	0.36		0.45		0.47		ns
t _{ESBRASU}	1.58		1.87		2.06		ns
t _{ESBRAH}	0.00		0.00		0.01		ns
t _{ESBWESU}	1.41		1.71		2.00		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.02		-0.03		0.09		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.14		0.17		0.35		ns
t _{ESBRADDRSU}	0.21		0.27		0.43		ns
t _{ESBDATACO1}		1.04		1.30		1.46	ns
t _{ESBDATACO2}		2.15		2.70		3.16	ns
t _{ESBDD}		2.69		3.35		3.97	ns
t _{PD}		1.55		1.93		2.29	ns
t _{PTERMSU}	1.01		1.23		1.52		ns
t _{PTERMCO}		1.06		1.32		1.04	ns

Table 94. EP2	Table 94. EP20K600E Minimum Pulse Width Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed	l Grade	Unit					
	Min	Max	Min	Max	Min	Max						
t _{CH}	2.00		2.50		2.75		ns					
t _{CL}	2.00		2.50		2.75		ns					
t _{CLRP}	0.18		0.26		0.34		ns					
t _{PREP}	0.18		0.26		0.34		ns					
t _{ESBCH}	2.00		2.50		2.75		ns					
t _{ESBCL}	2.00		2.50		2.75		ns					
t _{ESBWP}	1.17		1.68		2.18		ns					
t _{ESBRP}	0.95		1.35		1.76		ns					

Table 95. EP2	Table 95. EP20K600E External Timing Parameters												
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit						
	Min	Max	Min	Max	Min	Max							
t _{INSU}	2.74		2.74		2.87		ns						
t _{INH}	0.00		0.00		0.00		ns						
t _{outco}	2.00	5.51	2.00	6.06	2.00	6.61	ns						
tINSUPLL	1.86		1.96		-		ns						
t _{INHPLL}	0.00		0.00		-		ns						
toutcopll	0.50	2.62	0.50	2.91	-	-	ns						

Table 96. EP20K600E External Bidirectional Timing Parameters								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Мах	Min	Max	1	
t _{insubidir}	0.64		0.98		1.08		ns	
t _{inhbidir}	0.00		0.00		0.00		ns	
t _{outcobidir}	2.00	5.51	2.00	6.06	2.00	6.61	ns	
t _{XZBIDIR}		6.10		6.74		7.10	ns	
t _{ZXBIDIR}		6.10		6.74		7.10	ns	
t _{insubidirpll}	2.26		2.68		-		ns	
t _{inhbidirpll}	0.00		0.00		-		ns	
t _{outcobidirpll}	0.50	2.62	0.50	2.91	-	-	ns	
t _{XZBIDIRPLL}		3.21		3.59		-	ns	
t _{ZXBIDIRPLL}		3.21		3.59		-	ns	

Table 98. EP20K1000E f _{MAX} ESB Timing Microparameters								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{ESBARC}		1.78		2.02		1.95	ns	
t _{ESBSRC}		2.52		2.91		3.14	ns	
t _{ESBAWC}		3.52		4.11		4.40	ns	
t _{ESBSWC}		3.23		3.84		4.16	ns	
t _{ESBWASU}	0.62		0.67		0.61		ns	
t _{ESBWAH}	0.41		0.55		0.55		ns	
t _{ESBWDSU}	0.77		0.79		0.81		ns	
t _{ESBWDH}	0.41		0.55		0.55		ns	
t _{ESBRASU}	1.74		1.92		1.85		ns	
t _{ESBRAH}	0.00		0.01		0.23		ns	
t _{ESBWESU}	2.07		2.28		2.41		ns	
t _{ESBWEH}	0.00		0.00		0.00		ns	
t _{ESBDATASU}	0.25		0.27		0.29		ns	
t _{ESBDATAH}	0.13		0.13		0.13		ns	
t _{ESBWADDRSU}	0.11		0.04		0.11		ns	
t _{ESBRADDRSU}	0.14		0.11		0.16		ns	
t _{ESBDATACO1}		1.29		1.50		1.63	ns	
t _{ESBDATACO2}		2.55		2.99		3.22	ns	
t _{ESBDD}		3.12		3.57		3.85	ns	
t _{PD}		1.84		2.13		2.32	ns	
t _{PTERMSU}	1.08		1.19		1.32		ns	
t _{PTERMCO}		1.31		1.53		1.66	ns	

Г

٦

Table 108. EP20K1500E External Bidirectional Timing Parameters								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	1	
t _{insubidir}	3.47		3.68		3.99		ns	
t _{inhbidir}	0.00		0.00		0.00		ns	
toutcobidir	2.00	6.18	2.00	6.81	2.00	7.36	ns	
t _{XZBIDIR}		6.91		7.62		8.38	ns	
t _{ZXBIDIR}		6.91		7.62		8.38	ns	
t _{insubidirpll}	3.05		3.26				ns	
t _{inhbidirpll}	0.00		0.00				ns	
t _{outcobidirpll}	0.50	2.67	0.50	2.99			ns	
t _{XZBIDIRPLL}		3.41		3.80			ns	
t _{ZXBIDIRPLL}		3.41		3.80			ns	

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	Min	
LVCMOS		0.00		0.00		0.00	ns	
LVTTL		0.00		0.00		0.00	ns	
2.5 V		0.00		0.04		0.05	ns	
1.8 V		-0.11		0.03		0.04	ns	
PCI		0.01		0.09		0.10	ns	
GTL+		-0.24		-0.23		-0.19	ns	
SSTL-3 Class I		-0.32		-0.21		-0.47	ns	
SSTL-3 Class II		-0.08		0.03		-0.23	ns	
SSTL-2 Class I		-0.17		-0.06		-0.32	ns	
SSTL-2 Class II		-0.16		-0.05		-0.31	ns	
LVDS		-0.12		-0.12		-0.12	ns	
CTT		0.00		0.00		0.00	ns	
AGP		0.00		0.00		0.00	ns	

Г

Table 110. Selectable I/O Standard Output Delays								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	Min	
LVCMOS		0.00		0.00		0.00	ns	
LVTTL		0.00		0.00		0.00	ns	
2.5 V		0.00		0.09		0.10	ns	
1.8 V		2.49		2.98		3.03	ns	
PCI		-0.03		0.17		0.16	ns	
GTL+		0.75		0.75		0.76	ns	
SSTL-3 Class I		1.39		1.51		1.50	ns	
SSTL-3 Class II		1.11		1.23		1.23	ns	
SSTL-2 Class I		1.35		1.48		1.47	ns	
SSTL-2 Class II		1.00		1.12		1.12	ns	
LVDS		-0.48		-0.48		-0.48	ns	
CTT		0.00		0.00		0.00	ns	
AGP		0.00		0.00		0.00	ns	

Power Consumption

To estimate device power consumption, use the interactive power calculator on the Altera web site at **http://www.altera.com**.

Configuration & Operation

The APEX 20K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

Operating Modes

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to $\rm V_{\rm CCIO}$ by a built-in weak pull-up resistor.