# E·XFL

### Intel - EP20K100EBC356-1X Datasheet



Welcome to <u>E-XFL.COM</u>

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	246
Number of Gates	263000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	356-LBGA
Supplier Device Package	356-BGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100ebc356-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore<sup>®</sup> functions and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- NativeLink<sup>™</sup> integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap<sup>®</sup> embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

 Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count
 Notes (1), (2)

Device	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
EP20K30E	92	125				
EP20K60E	92	148	151	196		
EP20K100	101	159	189	252		
EP20K100E	92	151	183	246		
EP20K160E	88	143	175	271		
EP20K200		144	174	277		
EP20K200E		136	168	271	376	
EP20K300E			152		408	
EP20K400					502	502
EP20K400E					488	
EP20K600E					488	
EP20K1000E					488	
EP20K1500E					488	

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture. Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

### Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB<sup>™</sup> structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.



Table 10 describes the APEX 20K programmable delays and their logic options in the Quartus II software.

Table 10. APEX 20K Programmable Delay Chains							
Programmable Delays	Quartus II Logic Option						
Input pin to core delay	Decrease input delay to internal cells						
Input pin to input register delay	Decrease input delay to input register						
Core to output register delay	Decrease input delay to output register						
Output register $t_{CO}$ delay	Increase delay to output pin						

### The Quartus II software compiler can program these delays automatically to minimize setup time while providing a zero hold time. Figure 25 shows how fast bidirectional I/Os are implemented in APEX 20K devices.

The register in the APEX 20K IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, the register cannot be asynchronously cleared or preset. This feature is useful for cases where the APEX 20K device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.



### Figure 25. APEX 20K Bidirectional I/O Registers Note (1)



### **Altera Corporation**

### Figure 26. APEX 20KE Bidirectional I/O Registers N





### Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.



#### Figure 29. APEX 20KE I/O Banks

#### Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V<sub>CCIO</sub> set to 3.3 V, 2.5 V, or 1.8 V.

### Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the  $V_{CCIO}$  and  $V_{CCINT}$  power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

### MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V<sub>CCINT</sub> level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support										
V <sub>CCIO</sub> (V)	In	put Signals	(V)	Output Signals (V)						
	2.5	3.3	5.0	2.5	3.3	5.0				
2.5	$\checkmark$	√(1)	<ul><li>✓(1)</li></ul>	~						
3.3	$\checkmark$	<ul> <li>Image: A set of the set of the</li></ul>	<b>√</b> (1)	<b>√</b> (2)	<b>~</b>	<ul> <li>Image: A set of the set of the</li></ul>				

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

### Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V<sub>CCIO</sub>.
- (2) When  $V_{CCIO} = 3.3 \text{ V}$ , an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V<sub>IH</sub> of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I<sub>OL</sub> current specification should be considered when selecting a pull-up resistor.

Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2)								
Symbol	Parameter	Min	Max	Unit				
t <sub>SKEW</sub>	Skew delay between related ClockLock/ClockBoost-generated clocks		500	ps				
t <sub>JITTER</sub>	Jitter on ClockLock/ClockBoost-generated clock (5)		200	ps				
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps				

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps,  $t_{JITTER}$  is 250 ps.

## Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Symbol	Parameter	Min	Max	Unit
f <sub>OUT</sub>	Output frequency	25	170	MHz
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	170	MHz
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	80	MHz
f <sub>CLK4</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 4)	quais 2)       10       34         pock frequency (ClockBoost clock multiplication quals 4)       10       34         cle for ClockLock/ClockBoost-generated clock       40       60         eviation from user specification in the Quartus II       25,000 (2)       25,000 (2)		MHz
t <sub>OUTDUTY</sub>	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%
f <sub>CLKDEV</sub>	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1)		25,000 (2)	PPM
t <sub>R</sub>	Input rise time		5	ns
t <sub>F</sub>	Input fall time		5	ns
t <sub>LOCK</sub>	Time required for ClockLock/ ClockBoost to acquire lock (3)		10	μs
t <sub>SKEW</sub>	Skew delay between related ClockLock/ ClockBoost- generated clock	500	500	ps
t <sub>JITTER</sub>	Jitter on ClockLock/ ClockBoost-generated clock (4)		200	ps
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps

### Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices

Table 18. APEX 20KE Clock Input & Output Parameters       (Part 1 of 2)       Note (1)							
Symbol	Parameter	I/O Standard	I/O Standard -1X Speed Gra		-2X Speed	l Grade	Units
			Min	Max	Min	Max	
f <sub>VCO</sub> (4)	Voltage controlled oscillator operating range		200	500	200	500	MHz
f <sub>CLOCK0</sub>	Clock0 PLL output frequency for internal use		1.5	335	1.5	200	MHz
f <sub>CLOCK1</sub>	Clock1 PLL output frequency for internal use		20	335	20	200	MHz
f <sub>CLOCK0_EXT</sub>	Output clock frequency for	3.3-V LVTTL	1.5	245	1.5	226	MHz
	external clock0 output	2.5-V LVTTL	1.5	234	1.5	221	MHz
		1.8-V LVTTL	1.5	223	1.5	216	MHz
		GTL+	1.5	205	1.5	193	MHz
		SSTL-2 Class I	1.5	158	1.5	157	MHz
		SSTL-2 Class II	1.5	142	1.5	142	MHz
		SSTL-3 Class I	1.5	166	1.5	162	MHz
		SSTL-3 Class II	1.5	149	1.5	146	MHz
		LVDS	1.5	420	1.5	350	MHz
f <sub>CLOCK1_EXT</sub>	Output clock frequency for	3.3-V LVTTL	20	245	20	226	MHz
	external clock1 output	2.5-V LVTTL	20	234	20	221	MHz
		1.8-V LVTTL	20	223	20	216	MHz
		GTL+	20	205	20	193	MHz
		SSTL-2 Class I	20	158	20	157	MHz
		SSTL-2 Class II	20	142	20	142	MHz
		SSTL-3 Class I	20	166	20	162	MHz
		SSTL-3 Class II	20	149	20	146	MHz
		LVDS	20	420	20	350	MHz

Table 2	Table 26. APEX 20K 5.0-V Tolerant Device Capacitance       Notes (2), (14)										
Symbol	Parameter	Conditions	Min	Max	Unit						
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF						
CINCLK	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF						
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF						

### Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are (6) powered.
- (7)Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 2.5$  V, and  $V_{CCIO} = 2.5$  or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V<sub>CCIO</sub> and V<sub>CCINT</sub> meet the relationship shown in Figure 33 on page 68.
- (10) The I<sub>OH</sub> parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than  $V_{CCIO}$ .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Table 2	Table 27. APEX 20KE Device Absolute Maximum Ratings       Note (1)										
Symbol	Parameter	Conditions	Min	Max	Unit						
V <sub>CCINT</sub>	Supply voltage	With respect to ground (2)	-0.5	2.5	V						
V <sub>CCIO</sub>			-0.5	4.6	V						
VI	DC input voltage		-0.5	4.6	V						
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA						
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C						
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C						
Τ <sub>J</sub>	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C						
		Ceramic PGA packages, under bias		150	°C						

Table 46. EP20K200 External Bidirectional Timing Parameters										
Symbol	-1 Spee	d Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t <sub>INSUBIDIR</sub> (1)	1.9		2.3		2.6		ns			
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns			
t <sub>OUTCOBIDIR</sub> (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns			
t <sub>XZBIDIR</sub> (1)		5.0		5.9		6.9	ns			
t <sub>ZXBIDIR</sub> (1)		5.0		5.9		6.9	ns			
t <sub>INSUBIDIR</sub> (2)	1.1		1.2		-		ns			
t <sub>INHBIDIR</sub> (2)	0.0		0.0		-		ns			
t <sub>OUTCOBIDIR</sub> (2)	0.5	2.7	0.5	3.1	-	-	ns			
t <sub>XZBIDIR</sub> (2)		4.3		5.0		-	ns			
t <sub>ZXBIDIR</sub> (2)		4.3		5.0		-	ns			

### Table 47. EP20K400 External Timing Parameters

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>INSU</sub> (1)	1.4		1.8		2.0		ns
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns
t <sub>OUTCO</sub> (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t <sub>INSU</sub> (2)	0.4		1.0		-		ns
t <sub>INH</sub> (2)	0.0		0.0		-		ns
t <sub>OUTCO</sub> (2)	0.5	3.1	0.5	4.1	-	-	ns

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub> (1)	1.4		1.8		2.0		ns
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns
t <sub>OUTCOBIDIR</sub> (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t <sub>XZBIDIR</sub> (1)		7.3		8.9		10.3	ns
t <sub>ZXBIDIR</sub> (1)		7.3		8.9		10.3	ns
t <sub>INSUBIDIR</sub> (2)	0.5		1.0		-		ns
t <sub>INHBIDIR</sub> (2)	0.0		0.0		-		ns
t <sub>OUTCOBIDIR</sub> (2)	0.5	3.1	0.5	4.1	-	-	ns
t <sub>XZBIDIR</sub> (2)		6.2		7.6		-	ns
t <sub>ZXBIDIR</sub> (2)		6.2		7.6		_	ns

### **Altera Corporation**

Table 60. EP20K60E External Bidirectional Timing Parameters										
Symbol	-	1	-:	2	-	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>insubidir</sub>	2.77		2.91		3.11		ns			
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns			
t <sub>outcobidir</sub>	2.00	4.84	2.00	5.31	2.00	5.81	ns			
t <sub>xzbidir</sub>		6.47		7.44		8.65	ns			
t <sub>zxbidir</sub>		6.47		7.44		8.65	ns			
t <sub>insubidirpll</sub>	3.44		3.24		-		ns			
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns			
t <sub>outcobidirpll</sub>	0.50	3.37	0.50	3.69	-	-	ns			
t <sub>XZBIDIRPLL</sub>		5.00		5.82		-	ns			
t <sub>ZXBIDIRPLL</sub>		5.00		5.82		-	ns			

Tables 61 through 66 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

Table 61. EP20K100E f <sub>MAX</sub> LE Timing Microparameters												
Symbol		-1		-2	-	3	Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>SU</sub>	0.25		0.25		0.25		ns					
t <sub>H</sub>	0.25		0.25		0.25		ns					
t <sub>CO</sub>		0.28		0.28		0.34	ns					
t <sub>LUT</sub>		0.80		0.95		1.13	ns					

Table 76. EP	Table 76. EP20K200E Minimum Pulse Width Timing Parameters											
Symbol		1	-	-2			Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>CH</sub>	1.36		2.44		2.65		ns					
t <sub>CL</sub>	1.36		2.44		2.65		ns					
t <sub>CLRP</sub>	0.18		0.19		0.21		ns					
t <sub>PREP</sub>	0.18		0.19		0.21		ns					
t <sub>ESBCH</sub>	1.36		2.44		2.65		ns					
t <sub>ESBCL</sub>	1.36		2.44		2.65		ns					
t <sub>ESBWP</sub>	1.18		1.48		1.76		ns					
t <sub>ESBRP</sub>	0.95		1.17		1.41		ns					

Table 77. EP20K200E External Timing Parameters											
Symbol	-	1		-2		}	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>INSU</sub>	2.24		2.35		2.47		ns				
t <sub>INH</sub>	0.00		0.00		0.00		ns				
t <sub>outco</sub>	2.00	5.12	2.00	5.62	2.00	6.11	ns				
t <sub>INSUPLL</sub>	2.13		2.07		-		ns				
t <sub>INHPLL</sub>	0.00		0.00		-		ns				
t <sub>outcopll</sub>	0.50	3.01	0.50	3.36	-	-	ns				

Table 98. EP20k	Table 98. EP20K1000E f <sub>MAX</sub> ESB Timing Microparameters											
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade						
	Min	Max	Min	Max	Min	Max						
t <sub>ESBARC</sub>		1.78		2.02		1.95	ns					
t <sub>ESBSRC</sub>		2.52		2.91		3.14	ns					
t <sub>ESBAWC</sub>		3.52		4.11		4.40	ns					
t <sub>ESBSWC</sub>		3.23		3.84		4.16	ns					
t <sub>ESBWASU</sub>	0.62		0.67		0.61		ns					
t <sub>ESBWAH</sub>	0.41		0.55		0.55		ns					
t <sub>ESBWDSU</sub>	0.77		0.79		0.81		ns					
t <sub>ESBWDH</sub>	0.41		0.55		0.55		ns					
t <sub>ESBRASU</sub>	1.74		1.92		1.85		ns					
t <sub>ESBRAH</sub>	0.00		0.01		0.23		ns					
t <sub>ESBWESU</sub>	2.07		2.28		2.41		ns					
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns					
t <sub>ESBDATASU</sub>	0.25		0.27		0.29		ns					
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns					
t <sub>ESBWADDRSU</sub>	0.11		0.04		0.11		ns					
t <sub>ESBRADDRSU</sub>	0.14		0.11		0.16		ns					
t <sub>ESBDATACO1</sub>		1.29		1.50		1.63	ns					
t <sub>ESBDATACO2</sub>		2.55		2.99		3.22	ns					
t <sub>ESBDD</sub>		3.12		3.57		3.85	ns					
t <sub>PD</sub>		1.84		2.13		2.32	ns					
t <sub>PTERMSU</sub>	1.08		1.19		1.32		ns					
t <sub>PTERMCO</sub>		1.31		1.53		1.66	ns					

Г

٦

### APEX 20K Programmable Logic Device Family Data Sheet

Table 99. EP20K1000E f <sub>MAX</sub> Routing Delays											
Symbol	-1 Spe	-3 Spee	-3 Speed Grade								
	Min	Max	Min	Max	Min	Max					
t <sub>F1-4</sub>		0.27		0.27		0.27	ns				
t <sub>F5-20</sub>		1.45		1.63		1.75	ns				
t <sub>F20+</sub>		4.15		4.33		4.97	ns				

Table 100. EP20K1000E Minimum Pulse Width Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Speed	l Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>CH</sub>	1.25		1.43		1.67		ns				
t <sub>CL</sub>	1.25		1.43		1.67		ns				
t <sub>CLRP</sub>	0.20		0.20		0.20		ns				
t <sub>PREP</sub>	0.20		0.20		0.20		ns				
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns				
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns				
t <sub>ESBWP</sub>	1.28		1.51		1.65		ns				
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns				

Table 101. EP20K1000E External Timing Parameters												
Symbol	-1 Speed Grade		-2 Spec	ed Grade	-3 Spee	d Grade	Unit					
	Min	Max	Min	Max	Min	Мах						
t <sub>INSU</sub>	2.70		2.84		2.97		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
t <sub>outco</sub>	2.00	5.75	2.00	6.33	2.00	6.90	ns					
t <sub>INSUPLL</sub>	1.64		2.09		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
t <sub>outcopll</sub>	0.50	2.25	0.50	2.99	-	-	ns					

Table 102. EP20K1000E External Bidirectional Timing Parameters										
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spec	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>insubidir</sub>	3.22		3.33		3.51		ns			
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns			
toutcobidir	2.00	5.75	2.00	6.33	2.00	6.90	ns			
t <sub>XZBIDIR</sub>		6.31		7.09		7.76	ns			
t <sub>ZXBIDIR</sub>		6.31		7.09		7.76	ns			
t <sub>INSUBIDIRPL</sub> L	3.25		3.26				ns			
t <sub>inhbidirpll</sub>	0.00		0.00				ns			
t <sub>outcobidirpll</sub>	0.50	2.25	0.50	2.99			ns			
t <sub>XZBIDIRPLL</sub>		2.81		3.80			ns			
t <sub>ZXBIDIRPLL</sub>		2.81		3.80			ns			

Tables 103 through 108 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1500E APEX 20KE devices.

Table 103. EP20K1500E f <sub>MAX</sub> LE Timing Microparameters											
Symbol	-1 Spee	d Grade	Grade -2 Speed Grade		-3 Spee	d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>SU</sub>	0.25		0.25		0.25		ns				
t <sub>H</sub>	0.25		0.25		0.25		ns				
t <sub>CO</sub>		0.28		0.32		0.33	ns				
t <sub>LUT</sub>		0.80		0.95		1.13	ns				

Т

Table 108. EP20K1	Table 108. EP20K1500E External Bidirectional Timing Parameters										
Symbol	-1 Spee	ed Grade	-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>insubidir</sub>	3.47		3.68		3.99		ns				
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns				
toutcobidir	2.00	6.18	2.00	6.81	2.00	7.36	ns				
t <sub>XZBIDIR</sub>		6.91		7.62		8.38	ns				
t <sub>ZXBIDIR</sub>		6.91		7.62		8.38	ns				
t <sub>insubidirpll</sub>	3.05		3.26				ns				
t <sub>inhbidirpll</sub>	0.00		0.00				ns				
t <sub>outcobidirpll</sub>	0.50	2.67	0.50	2.99			ns				
t <sub>XZBIDIRPLL</sub>		3.41		3.80			ns				
t <sub>ZXBIDIRPLL</sub>		3.41		3.80			ns				

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays										
Symbol	-1 Spee	ed Grade	-2 Spec	ed Grade	-3 Spee	d Grade	Unit			
	Min	Max	Min	Max	Min	Max	Min			
LVCMOS		0.00		0.00		0.00	ns			
LVTTL		0.00		0.00		0.00	ns			
2.5 V		0.00		0.04		0.05	ns			
1.8 V		-0.11		0.03		0.04	ns			
PCI		0.01		0.09		0.10	ns			
GTL+		-0.24		-0.23		-0.19	ns			
SSTL-3 Class I		-0.32		-0.21		-0.47	ns			
SSTL-3 Class II		-0.08		0.03		-0.23	ns			
SSTL-2 Class I		-0.17		-0.06		-0.32	ns			
SSTL-2 Class II		-0.16		-0.05		-0.31	ns			
LVDS		-0.12		-0.12		-0.12	ns			
CTT		0.00		0.00		0.00	ns			
AGP		0.00		0.00		0.00	ns			

Г

SRAM configuration elements allow APEX 20K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming usermode operation. In-field upgrades can be performed by distributing new configuration files.

### **Configuration Schemes**

The configuration data for an APEX 20K device can be loaded with one of five configuration schemes (see Table 111), chosen on the basis of the target application. An EPC2 or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of an APEX 20K device. When a configuration device is used, the system can configure automatically at system power-up.

Multiple APEX 20K devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 111. Data Sources for Configuration	
Configuration Scheme	Data Source
Configuration device	EPC1, EPC2, EPC16 configuration devices
Passive serial (PS)	MasterBlaster or ByteBlasterMV download cable or serial data source
Passive parallel asynchronous (PPA)	Parallel data source
Passive parallel synchronous (PPS)	Parallel data source
JTAG	MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam or JBC File



For more information on configuration, see *Application Note* 116 (*Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.*)

### **Device Pin-Outs**

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information