E·XFL

Altera - EP20K100EFC144-1X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Active
Number of LABs/CLBs	416
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	93
Number of Gates	-
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-BGA
Supplier Device Package	144-FBGA (13x13)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k100efc144-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Additiona	al APEX 20K De	vice Features	Note (1)			
Feature	EP20K300E	EP20K400	EP20K400E	EP20K600E	EP20K1000E	EP20K1500E
Maximum system gates	728,000	1,052,000	1,052,000	1,537,000	1,772,000	2,392,000
Typical gates	300,000	400,000	400,000	600,000	1,000,000	1,500,000
LEs	11,520	16,640	16,640	24,320	38,400	51,840
ESBs	72	104	104	152	160	216
Maximum RAM bits	147,456	212,992	212,992	311,296	327,680	442,368
Maximum macrocells	1,152	1,664	1,664	2,432	2,560	3,456
Maximum user I/O pins	408	502	488	588	708	808

Note to Tables 1 and 2:

 The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
 - 1.8-V and 2.5-V supply voltage (see Table 3)
 - MultiVolt[™] I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - ESB offering programmable power-saving mode

Table 3. APEX 20K Supply Voltages							
Feature	Device						
	EP20K100 EP20K200 EP20K400	EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E					
Internal supply voltage (V _{CCINT})	2.5 V	1.8 V					
MultiVolt I/O interface voltage levels (V _{CCIO})	2.5 V, 3.3 V, 5.0 V	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)					

Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

MegaLAB Structure

APEX 20K devices are constructed from a series of MegaLABTM structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.



Figure 7. APEX 20K Cascade Chain



Figure 14. APEX 20K Macrocell

For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.





For more information on APEX 20KE devices and CAM, see *Application* Note 119 (Implementing High-Speed Search Applications with APEX CAM).

Driving Signals to the ESB

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.





(1) APEX 20KE devices have four dedicated clocks.

An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack Interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit[™] option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



Figure 28 shows how a column IOE connects to the interconnect.

Figure 28. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

Advanced I/O Standard Support

APEX 20KE IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KE devices, see *Application Note* 117 (*Using Selectable I/O Standards in Altera Devices*).

The APEX 20KE device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a particular bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V_{REF} level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K300E and larger APEX 20KE devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K300E and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400E devices and larger with an X-suffix on the ordering code add a serializer/deserializer circuit and PLL for higher-speed support.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used as LVDS I/O banks, they support all of the other I/O standards. Figure 29 shows the arrangement of the APEX 20KE I/O banks.



Figure 30. Specifications for the Incoming & Generated Clocks Note (1)

Note to Figure 30:

(1) The tI parameter refers to the nominal input clock period; the tO parameter refers to the nominal output clock period.

Table 15 summarizes the APEX 20K ClockLock and ClockBoost parameters for -1 speed-grade devices.

Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 1 of 2)							
Symbol	Parameter	Min	Max	Unit			
f _{OUT}	Output frequency	25	180	MHz			
f _{CLK1} <i>(1)</i>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	180 (1)	MHz			
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	90	MHz			
f _{CLK4}	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	48	MHz			
t _{outduty}	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%			
f _{CLKDEV}	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals 1) (2)		25,000 (3)	PPM			
t _R	Input rise time		5	ns			
t _F	Input fall time		5	ns			
t _{LOCK}	Time required for ClockLock/ClockBoost to acquire lock (4)		10	μs			

٦

The APEX 20K device instruction register length is 10 bits. The APEX 20K device USERCODE register length is 32 bits. Tables 20 and 21 show the boundary-scan register length and device IDCODE information for APEX 20K devices.

Table 20. APEX 20K Boundary-Scan Register Length						
Device	Boundary-Scan Register Length					
EP20K30E	420					
EP20K60E	624					
EP20K100	786					
EP20K100E	774					
EP20K160E	984					
EP20K200	1,176					
EP20K200E	1,164					
EP20K300E	1,266					
EP20K400	1,536					
EP20K400E	1,506					
EP20K600E	1,806					
EP20K1000E	2,190					
EP20K1500E	1 (1)					

Note to Table 20:

(1) This device does not support JTAG boundary scan testing.

Table 22 shows the JTAG timing parameters and values for APEX 20K devices.

10010 2				
Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		35	ns
t _{JSZX}	Update register high impedance to valid output		35	ns
t _{JSXZ}	Update register valid output to high impedance		35	ns

Table 22. APEX 20K JTAG Timing Parameters & Values

For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- Jam Programming & Test Language Specification

Generic Testing

Each APEX 20K device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for APEX 20K devices are made under conditions equivalent to those shown in Figure 32. Multiple test patterns can be used to configure devices during all stages of the production flow.



Figure 40. Synchronous Bidirectional Pin External Timing

Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the f_{MAX} timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f _{MAX} Timing Parameters (Part 1 of 2)						
Symbol	Symbol Parameter					
t _{SU}	LE register setup time before clock					
t _H	LE register hold time after clock					
t _{CO}	LE register clock-to-output delay					
t _{LUT}	LUT delay for data-in					
t _{ESBRC}	ESB Asynchronous read cycle time					
t _{ESBWC}	ESB Asynchronous write cycle time					
t _{ESBWESU}	ESB WE setup time before clock when using input register					
t _{ESBDATASU}	ESB data setup time before clock when using input register					
t _{ESBDATAH}	ESB data hold time after clock when using input register					
t _{ESBADDRSU}	ESB address setup time before clock when using input registers					
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers					

Table 31. APEX 2	OK f _{MAX} Timing Parameters (Part 2 of 2)				
Symbol	Parameter				
t _{ESBDATACO2}	ESB clock-to-output delay without output registers				
t _{ESBDD}	ESB data-in to data-out delay for RAM mode				
t _{PD}	ESB macrocell input to non-registered output				
t _{PTERMSU}	ESB macrocell register setup time before clock				
t _{PTERMCO}	ESB macrocell register clock-to-output delay				
t _{F1-4}	Fanout delay using local interconnect				
t _{F5-20}	Fanout delay using MegaLab Interconnect				
t _{F20+}	Fanout delay using FastTrack Interconnect				
t _{CH}	Minimum clock high time from clock pin				
t _{CL}	Minimum clock low time from clock pin				
t _{CLRP}	LE clear pulse width				
t _{PREP}	LE preset pulse width				
t _{ESBCH}	Clock high time				
t _{ESBCL}	Clock low time				
t _{ESBWP}	Write pulse width				
t _{ESBRP}	Read pulse width				

Tables 32 and 33 describe APEX 20K external timing parameters.

Table 32. APEX 20K External Timing Parameters Note (1)					
Symbol	Clock Parameter				
t _{INSU}	Setup time with global clock at IOE register				
t _{INH}	Hold time with global clock at IOE register				
t _{оитсо}	Clock-to-output delay with global clock at IOE register				

Table 33. APEX 20K External Bidirectional Timing Parameters Note (1)						
Symbol	Parameter	Conditions				
t _{INSUBIDIR}	Setup time for bidirectional pins with global clock at same-row or same- column LE register					
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at same-row or same-column LE register					
^t OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 10 pF				
t _{XZBIDIR}	Synchronous IOE output buffer disable delay	C1 = 10 pF				
t _{ZXBIDIR}	Synchronous IOE output buffer enable delay, slow slew rate = off	C1 = 10 pF				

Table 43. EP20K100 External Timing Parameters							
Symbol	-1 Spe	ed Grade	-2 Spe	Speed Grade -3 Speed Grade		-3 Speed Grade	
	Min	Мах	Min	Max	Min	Max	
t _{INSU} (1)	2.3		2.8		3.2		ns
t _{INH} (1)	0.0		0.0		0.0		ns
t _{OUTCO} (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns
t _{INSU} (2)	1.1		1.2		-		ns
t _{INH} (2)	0.0		0.0		-		ns
t _{OUTCO} (2)	0.5	2.7	0.5	3.1	_	4.8	ns

Table 44. EP20K100 External Bidirectional Timing Parameters								
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade	Grade -3 Speed Grade		Unit	
	Min	Мах	Min	Max	Min	Max		
t _{INSUBIDIR} (1)	2.3		2.8		3.2		ns	
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns	
t _{OUTCOBIDIR}	2.0	4.5	2.0	4.9	2.0	6.6	ns	
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns	
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns	
t _{INSUBIDIR} (2)	1.0		1.2		-		ns	
t _{inhbidir} (2)	0.0		0.0		-		ns	
toutcobidir <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns	
t _{XZBIDIR} (2)		4.3		5.0		-	ns	
t _{ZXBIDIR} (2)		4.3		5.0		-	ns	

Table 45. EP20K200 External Timing Parameters											
Symbol	-1 Spec	ed Grade	-2 Speed Grade		-3 Spee	-3 Speed Grade					
	Min	Max	Min	Мах	Min	Max					
t _{INSU} (1)	1.9		2.3		2.6		ns				
t _{INH} (1)	0.0		0.0		0.0		ns				
t _{OUTCO} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns				
t _{INSU} (2)	1.1		1.2		-		ns				
t _{INH} (2)	0.0		0.0		-		ns				
t _{оитсо} <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns				

Table 46. EP20K200 External Bidirectional Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spe	-2 Speed Grade		ed Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{INSUBIDIR} (1)	1.9		2.3		2.6		ns				
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns				
t _{OUTCOBIDIR} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns				
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns				
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns				
t _{INSUBIDIR} (2)	1.1		1.2		-		ns				
t _{INHBIDIR} (2)	0.0		0.0		-		ns				
t _{OUTCOBIDIR} (2)	0.5	2.7	0.5	3.1	-	-	ns				
t _{XZBIDIR} (2)		4.3		5.0		-	ns				
t _{ZXBIDIR} (2)		4.3		5.0		-	ns				

Table 47. EP20K400 External Timing Parameters

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{INSU} (1)	1.4		1.8		2.0		ns	
t _{INH} (1)	0.0		0.0		0.0		ns	
t _{OUTCO} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns	
t _{INSU} (2)	0.4		1.0		-		ns	
t _{INH} (2)	0.0		0.0		-		ns	
t _{OUTCO} (2)	0.5	3.1	0.5	4.1	-	-	ns	

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.4		1.8		2.0		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{XZBIDIR} (1)		7.3		8.9		10.3	ns
t _{ZXBIDIR} (1)		7.3		8.9		10.3	ns
t _{INSUBIDIR} (2)	0.5		1.0		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (2)	0.5	3.1	0.5	4.1	-	-	ns
t _{XZBIDIR} (2)		6.2		7.6		-	ns
t _{ZXBIDIR} (2)		6.2		7.6		_	ns

Altera Corporation

Table 64. EP20K100E Minimum Pulse Width Timing Parameters											
Symbol	-	-1		-2		3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{CH}	2.00		2.00		2.00		ns				
t _{CL}	2.00		2.00		2.00		ns				
t _{CLRP}	0.20		0.20		0.20		ns				
t _{PREP}	0.20		0.20		0.20		ns				
t _{ESBCH}	2.00		2.00		2.00		ns				
t _{ESBCL}	2.00		2.00		2.00		ns				
t _{ESBWP}	1.29		1.53		1.66		ns				
t _{ESBRP}	1.11		1.29		1.41		ns				

Table 65. EP20K100E External Timing Parameters												
Symbol	ol -1			-2	-3	-3						
	Min	Max	Min	Max	Min	Max						
t _{INSU}	2.23		2.32		2.43		ns					
t _{INH}	0.00		0.00		0.00		ns					
t _{outco}	2.00	4.86	2.00	5.35	2.00	5.84	ns					
t _{INSUPLL}	1.58		1.66		-		ns					
t _{INHPLL}	0.00		0.00		-		ns					
t _{outcopll}	0.50	2.96	0.50	3.29	-	-	ns					

Table 66. EP20K100E External Bidirectional Timing Parameters											
Symbol	-	1	-	2	-	Unit					
	Min	Max	Min	Max	Min	Max					
t _{insubidir}	2.74		2.96		3.19		ns				
t _{inhbidir}	0.00		0.00		0.00		ns				
t _{outcobidir}	2.00	4.86	2.00	5.35	2.00	5.84	ns				
t _{XZBIDIR}		5.00		5.48		5.89	ns				
t _{ZXBIDIR}		5.00		5.48		5.89	ns				
t _{insubidirpll}	4.64		5.03		-		ns				
t _{inhbidirpll}	0.00		0.00		-		ns				
t _{outcobidirpll}	0.50	2.96	0.50	3.29	-	-	ns				
t _{xzbidirpll}		3.10		3.42		-	ns				
t _{ZXBIDIRPLL}		3.10		3.42		-	ns				

Table 76. EP20K200E Minimum Pulse Width Timing Parameters											
Symbol	mbol -1		-2		-3	-3					
	Min	Max	Min	Max	Min	Max					
t _{CH}	1.36		2.44		2.65		ns				
t _{CL}	1.36		2.44		2.65		ns				
t _{CLRP}	0.18		0.19		0.21		ns				
t _{PREP}	0.18		0.19		0.21		ns				
t _{ESBCH}	1.36		2.44		2.65		ns				
t _{ESBCL}	1.36		2.44		2.65		ns				
t _{ESBWP}	1.18		1.48		1.76		ns				
t _{ESBRP}	0.95		1.17		1.41		ns				

Table 77. EP20K200E External Timing Parameters												
Symbol	Symbol -1		-2		-3		Unit					
	Min	Max	Min	Max	Min	Max						
t _{INSU}	2.24		2.35		2.47		ns					
t _{INH}	0.00		0.00		0.00		ns					
t _{outco}	2.00	5.12	2.00	5.62	2.00	6.11	ns					
t _{INSUPLL}	2.13		2.07		-		ns					
t _{INHPLL}	0.00		0.00		-		ns					
t _{outcopll}	0.50	3.01	0.50	3.36	-	-	ns					

Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- *t*_{ESBWEH} added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.