E·XFL

Altera - EP20K100EFC324-1 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Active
Number of LABs/CLBs	416
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	246
Number of Gates	-
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k100efc324-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture.




Figure 14. APEX 20K Macrocell

For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.



APEX 20KE devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KE IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KE IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II software compiler can set these delays automatically to minimize setup time while providing a zero hold time.

Table 11 describes the APEX 20KE programmable delays and their logic options in the Quartus II software.

Table 11. APEX 20KE Programmable Delay Chains				
Programmable Delays	Quartus II Logic Option			
Input Pin to Core Delay	Decrease input delay to internal cells			
Input Pin to Input Register Delay	Decrease input delay to input registers			
Core to Output Register Delay	Decrease input delay to output register			
Output Register t _{CO} Delay	Increase delay to output pin			
Clock Enable Delay	Increase clock enable delay			

The register in the APEX 20KE IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. Figure 26 shows how fast bidirectional I/O pins are implemented in APEX 20KE devices. This feature is useful for cases where the APEX 20KE device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up. APEX 20KE devices also support the MultiVolt I/O interface feature. The APEX 20KE VCCINT pins must always be connected to a 1.8-V power supply. With a 1.8-V V_{CCINT} level, input pins are 1.8-V, 2.5-V, and 3.3-V tolerant. The VCCIO pins can be connected to either a 1.8-V, 2.5-V, or 3.3-V power supply, depending on the I/O standard requirements. When the VCCIO pins are connected to a 1.8-V power supply, the output levels are compatible with 1.8-V systems. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output levels are sometime with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and compatible with 3.3-V or 5.0-V systems. An APEX 20KE device is 5.0-V tolerant with the addition of a resistor.

Table 13 summarizes APEX 20KE MultiVolt I/O support.

Table 13. APEX 20KE MultiVolt I/O Support Note (1)								
V _{CCI0} (V) Input Signals (V) Output Signals (V)								
	1.8	2.5	3.3	5.0	1.8	2.5	3.3	5.0
1.8	~	\checkmark	>		\checkmark			
2.5	\checkmark	\checkmark	\checkmark			 Image: A start of the start of		
3.3	~	\checkmark	>	(2)			√ (3)	

Notes to Table 13:

 The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}, except for the 5.0-V input case.

(2) An APEX 20KE device can be made 5.0-V tolerant with the addition of an external resistor. You also need a PCI clamp and series resistor.

(3) When V_{CCIO} = 3.3 V, an APEX 20KE device can drive a 2.5-V device with 3.3-V tolerant inputs.

ClockLock & ClockBoost Features

APEX 20K devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20K devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20K device's high-speed clock to provide significant improvements in system performance and band-width. Devices with an X-suffix on the ordering code include the ClockLock circuit.

The ClockLock and ClockBoost features in APEX 20K devices are enabled through the Quartus II software. External devices are not required to use these features.

Notes to Table 16:

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f_{CLKDEV}* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{IITTER} specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

Table 17. APEX 20KE ClockLock & ClockBoost Parameters Note (1)						
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
t _R	Input rise time				5	ns
t _F	Input fall time				5	ns
t _{INDUTY}	Input duty cycle		40		60	%
t _{INJITTER}	Input jitter peak-to-peak				2% of input period	peak-to- peak
t _{OUTJITTER}	Jitter on ClockLock or ClockBoost- generated clock				0.35% of output period	RMS
t _{OUTDUTY}	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%
t _{LOCK} (2) _, (3)	Time required for ClockLock or ClockBoost to acquire lock				40	μs

Table 18. I	APEX 20KE Clock Input &	Output Parameters	(Part 2	of 2) Note	e (1)			
Symbol	Parameter	I/O Standard	-1X Speed Grade		I/O Standard -1X Speed Grade -2X Speed Grade		Grade	Units
			Min	Max	Min	Max		
f _{IN}	Input clock frequency	3.3-V LVTTL	1.5	290	1.5	257	MHz	
		2.5-V LVTTL	1.5	281	1.5	250	MHz	
		1.8-V LVTTL	1.5	272	1.5	243	MHz	
		GTL+	1.5	303	1.5	261	MHz	
		SSTL-2 Class I	1.5	291	1.5	253	MHz	
		SSTL-2 Class II	1.5	291	1.5	253	MHz	
		SSTL-3 Class I	1.5	300	1.5	260	MHz	
		SSTL-3 Class II	1.5	300	1.5	260	MHz	
		LVDS	1.5	420	1.5	350	MHz	

Notes to Tables 17 and 18:

 All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.

- (2) The maximum lock time is 40 µs or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz ð f_{VCO} ð 840 MHz for LVDS mode.

SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.

Device		IDCODE (32 Bits) (1)							
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer Identity (11 Bits)	1 (1 Bit) (2)					
EP20K30E	0000	1000 0000 0011 0000	000 0110 1110	1					
EP20K60E	0000	1000 0000 0110 0000	000 0110 1110	1					
EP20K100	0000	0000 0100 0001 0110	000 0110 1110	1					
EP20K100E	0000	1000 0001 0000 0000	000 0110 1110	1					
EP20K160E	0000	1000 0001 0110 0000	000 0110 1110	1					
EP20K200	0000	0000 1000 0011 0010	000 0110 1110	1					
EP20K200E	0000	1000 0010 0000 0000	000 0110 1110	1					
EP20K300E	0000	1000 0011 0000 0000	000 0110 1110	1					
EP20K400	0000	0001 0110 0110 0100	000 0110 1110	1					
EP20K400E	0000	1000 0100 0000 0000	000 0110 1110	1					
EP20K600E	0000	1000 0110 0000 0000	000 0110 1110	1					
EP20K1000E	0000	1001 0000 0000 0000	000 0110 1110	1					


11- 04 00 04 4 ~

Notes to Table 21:

The most significant bit (MSB) is on the left. (1)

(2) The IDCODE's least significant bit (LSB) is always 1.

Figure 31 shows the timing requirements for the JTAG signals.





Altera Corporation

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11)			0.45	V
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (11)			0.2	V
	3.3-V low-level PCI output voltage	$I_{OL} = 1.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (11)			$0.1 imes V_{CCIO}$	V
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (11)			0.2	V
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (11)			0.4	V
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (11)			0.7	V
l _l	Input pin leakage current	$V_1 = 5.75$ to -0.5 V	-10		10	μA
I _{OZ}	Tri-stated I/O pin leakage current	V _O = 5.75 to -0.5 V	-10		10	μΑ
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V_1 = ground, no load, no toggling inputs, -1 speed grade (12)		10		mA
		V _I = ground, no load, no toggling inputs, -2, -3 speed grades (12)		5		mA
R _{CONF}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 V (13)	20		50	W
	before and during configuration	V _{CCIO} = 2.375 V (13)	30		80	W

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IH}	High-level LVTTL, CMOS, or 3.3-V PCI input voltage		1.7, 0.5 × V _{CCIO} (10)		4.1	V
V _{IL}	Low-level LVTTL, CMOS, or 3.3-V PCI input voltage		-0.5		0.8, 0.3 × V _{CCIO} (10)	V
V _{OH}	3.3-V high-level LVTTL output voltage	I _{OH} = -12 mA DC, V _{CCIO} = 3.00 V <i>(11)</i>	2.4			۷
	3.3-V high-level LVCMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V <i>(11)</i>	V _{CCIO} – 0.2			V
	3.3-V high-level PCI output voltage	I _{OH} = -0.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (<i>11</i>)	$0.9 imes V_{CCIO}$			V
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V (11)	2.1			V
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V <i>(11)</i>	2.0			۷
		I _{OH} = -2 mA DC, V _{CCIO} = 2.30 V <i>(11)</i>	1.7			v
V _{OL}	3.3-V low-level LVTTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V <i>(12)</i>			0.4	V
	3.3-V low-level LVCMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (<i>12</i>)			0.2	V
	3.3-V low-level PCI output voltage	I _{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (<i>12</i>)			$0.1 \times V_{CCIO}$	V
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.2	V
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.4	V
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.7	V
l _l	Input pin leakage current	V _I = 4.1 to -0.5 V (13)	-10		10	μA
I _{OZ}	Tri-stated I/O pin leakage current	V _O = 4.1 to -0.5 V (13)	-10		10	μΑ
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V _I = ground, no load, no toggling inputs, -1 speed grade		10		mA
		V ₁ = ground, no load, no toggling inputs, -2, -3 speed grades		5		mA
R _{CONF}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 V (14)	20		50	kΩ
	before and during configuration	V _{CCIO} = 2.375 V (14)	30		80	kΩ
		V _{CCIO} = 1.71 V (14)	60		150	kΩ




Figure 37. APEX 20KE f_{MAX} Timing Model




Figure 40. Synchronous Bidirectional Pin External Timing

Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the f_{MAX} timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f _{MAX} Timing Parameters (Part 1 of 2)				
Symbol Parameter				
t _{SU}	LE register setup time before clock			
t _H	LE register hold time after clock			
t _{CO}	LE register clock-to-output delay			
t _{LUT}	LUT delay for data-in			
t _{ESBRC}	ESB Asynchronous read cycle time			
t _{ESBWC}	ESB Asynchronous write cycle time			
t _{ESBWESU}	ESB WE setup time before clock when using input register			
t _{ESBDATASU}	ESB data setup time before clock when using input register			
t _{ESBDATAH}	ESB data hold time after clock when using input register			
t _{ESBADDRSU}	ESB address setup time before clock when using input registers			
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers			

Table 31. APEX 20K f _{MAX} Timing Parameters (Part 2 of 2)				
Symbol	Parameter			
t _{ESBDATACO2}	ESB clock-to-output delay without output registers			
t _{ESBDD}	ESB data-in to data-out delay for RAM mode			
t _{PD}	ESB macrocell input to non-registered output			
t _{PTERMSU}	ESB macrocell register setup time before clock			
t _{PTERMCO}	ESB macrocell register clock-to-output delay			
t _{F1-4}	Fanout delay using local interconnect			
t _{F5-20}	Fanout delay using MegaLab Interconnect			
t _{F20+}	Fanout delay using FastTrack Interconnect			
t _{CH}	Minimum clock high time from clock pin			
t _{CL}	Minimum clock low time from clock pin			
t _{CLRP}	LE clear pulse width			
t _{PREP}	LE preset pulse width			
t _{ESBCH}	Clock high time			
t _{ESBCL}	Clock low time			
t _{ESBWP}	Write pulse width			
t _{ESBRP}	Read pulse width			

Tables 32 and 33 describe APEX 20K external timing parameters.

Table 32. APEX 20K External Timing Parameters Note (1)				
Symbol	Clock Parameter			
t _{INSU}	Setup time with global clock at IOE register			
t _{INH}	Hold time with global clock at IOE register			
t _{оитсо}	Clock-to-output delay with global clock at IOE register			

Table 33. APEX 20K External Bidirectional Timing Parameters Note (1)				
Symbol	Parameter	Conditions		
t _{INSUBIDIR}	Setup time for bidirectional pins with global clock at same-row or same-column LE register			
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at same-row or same-column LE register			
^t OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 10 pF		
t _{XZBIDIR}	Synchronous IOE output buffer disable delay	C1 = 10 pF		
t _{ZXBIDIR}	Synchronous IOE output buffer enable delay, slow slew rate = off	C1 = 10 pF		

Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

Symbol	-	1	-2		-;	-3	
	Min	Max	Min	Max	Min	Max	
t _{SU}	0.01		0.02		0.02		ns
t _H	0.11		0.16		0.23		ns
t _{CO}		0.32		0.45		0.67	ns
t _{LUT}		0.85		1.20		1.77	ns

Symbol	-	1	-2			Unit	
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.65		2.02		2.11	ns
t _{ESBSRC}		2.21		2.70		3.11	ns
t _{ESBAWC}		3.04		3.79		4.42	ns
t _{ESBSWC}		2.81		3.56		4.10	ns
t _{ESBWASU}	0.54		0.66		0.73		ns
t _{ESBWAH}	0.36		0.45		0.47		ns
t _{ESBWDSU}	0.68		0.81		0.94		ns
t _{ESBWDH}	0.36		0.45		0.47		ns
t _{ESBRASU}	1.58		1.87		2.06		ns
t _{ESBRAH}	0.00		0.00		0.01		ns
t _{ESBWESU}	1.41		1.71		2.00		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.02		-0.03		0.09		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.14		0.17		0.35		ns
t _{ESBRADDRSU}	0.21		0.27		0.43		ns
t _{ESBDATACO1}		1.04		1.30		1.46	ns
t _{ESBDATACO2}		2.15		2.70		3.16	ns
t _{ESBDD}		2.69		3.35		3.97	ns
t _{PD}		1.55		1.93		2.29	ns
t _{PTERMSU}	1.01		1.23		1.52		ns
t _{PTERMCO}		1.06		1.32		1.04	ns

Symbol	-1		-	2	-3	3	Unit	
	Min	Max	Min	Max	Min	Max		
t _{CH}	1.36		2.44		2.65		ns	
t _{CL}	1.36		2.44		2.65		ns	
t _{CLRP}	0.18		0.19		0.21		ns	
t _{PREP}	0.18		0.19		0.21		ns	
t _{ESBCH}	1.36		2.44		2.65		ns	
t _{ESBCL}	1.36		2.44		2.65		ns	
t _{ESBWP}	1.18		1.48		1.76		ns	
t _{ESBRP}	0.95		1.17		1.41		ns	

Table 77. EP20K200E External Timing Parameters									
Symbol	-1		,	-2	-		Unit		
	Min	Max	Min	Max	Min	Мах			
t _{INSU}	2.24		2.35		2.47		ns		
t _{INH}	0.00		0.00		0.00		ns		
t _{outco}	2.00	5.12	2.00	5.62	2.00	6.11	ns		
t _{INSUPLL}	2.13		2.07		-		ns		
t _{INHPLL}	0.00		0.00		-		ns		
t _{outcopll}	0.50	3.01	0.50	3.36	-	-	ns		

Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.78		2.02		1.95	ns
t _{ESBSRC}		2.52		2.91		3.14	ns
t _{ESBAWC}		3.52		4.11		4.40	ns
t _{ESBSWC}		3.23		3.84		4.16	ns
t _{ESBWASU}	0.62		0.67		0.61		ns
t _{ESBWAH}	0.41		0.55		0.55		ns
t _{ESBWDSU}	0.77		0.79		0.81		ns
t _{ESBWDH}	0.41		0.55		0.55		ns
t _{ESBRASU}	1.74		1.92		1.85		ns
t _{ESBRAH}	0.00		0.01		0.23		ns
t _{ESBWESU}	2.07		2.28		2.41		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	0.25		0.27		0.29		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.11		0.04		0.11		ns
t _{ESBRADDRSU}	0.14		0.11		0.16		ns
t _{ESBDATACO1}		1.29		1.50		1.63	ns
t _{ESBDATACO2}		2.55		2.99		3.22	ns
t _{ESBDD}		3.12		3.57		3.85	ns
t _{PD}		1.84		2.13		2.32	ns
t _{PTERMSU}	1.08		1.19		1.32		ns
t _{PTERMCO}		1.31		1.53		1.66	ns

Г

٦

APEX 20K Programmable Logic Device Family Data Sheet

Table 99. EP20K1000E f _{MAX} Routing Delays										
Symbol	-1 Spee	d Grade	-2 Spe	ed Grade	-3 Speed Gra		Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.27		0.27		0.27	ns			
t _{F5-20}		1.45		1.63		1.75	ns			
t _{F20+}		4.15		4.33		4.97	ns			

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	ed Grade Un		
	Min	Max	Min	Max	Min	Max	1	
t _{CH}	1.25		1.43		1.67		ns	
t _{CL}	1.25		1.43		1.67		ns	
t _{CLRP}	0.20		0.20		0.20		ns	
t _{PREP}	0.20		0.20		0.20		ns	
t _{ESBCH}	1.25		1.43		1.67		ns	
t _{ESBCL}	1.25		1.43		1.67		ns	
t _{ESBWP}	1.28		1.51		1.65		ns	
t _{ESBRP}	1.11		1.29		1.41		ns	

Table 101. EP20K1000E External Timing Parameters									
Symbol	-1 Speed Grade		-2 Spee	ed Grade	-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSU}	2.70		2.84		2.97		ns		
t _{INH}	0.00		0.00		0.00		ns		
t _{outco}	2.00	5.75	2.00	6.33	2.00	6.90	ns		
t _{INSUPLL}	1.64		2.09		-		ns		
t _{INHPLL}	0.00		0.00		-		ns		
t _{outcopll}	0.50	2.25	0.50	2.99	-	-	ns		

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Мах	
t _{ESBARC}		1.78		2.02		1.95	ns
t _{ESBSRC}		2.52		2.91		3.14	ns
t _{ESBAWC}		3.52		4.11		4.40	ns
t _{ESBSWC}		3.23		3.84		4.16	ns
t _{ESBWASU}	0.62		0.67		0.61		ns
t _{ESBWAH}	0.41		0.55		0.55		ns
t _{ESBWDSU}	0.77		0.79		0.81		ns
t _{ESBWDH}	0.41		0.55		0.55		ns
t _{ESBRASU}	1.74		1.92		1.85		ns
t _{ESBRAH}	0.00		0.01		0.23		ns
t _{ESBWESU}	2.07		2.28		2.41		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	0.25		0.27		0.29		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.11		0.04		0.11		ns
t _{ESBRADDRSU}	0.14		0.11		0.16		ns
t _{ESBDATACO1}		1.29		1.50		1.63	ns
t _{ESBDATACO2}		2.55		2.99		3.22	ns
t _{ESBDD}		3.12		3.57		3.85	ns
t _{PD}		1.84		2.13		2.32	ns
t _{PTERMSU}	1.08		1.19		1.32		ns
t _{PTERMCO}		1.31		1.53		1.66	ns

Table 105. EP.	Table 105. EP20K1500E f _{MAX} Routing Delays										
Symbol	-1 Spee	-1 Speed Grade -2 Speed Grade -3 Speed Grade				Unit					
	Min	Max	Min	Мах	Min	Max					
t _{F1-4}		0.28		0.28		0.28	ns				
t _{F5-20}		1.36		1.50		1.62	ns				
t _{F20+}		4.43		4.48		5.07	ns				

Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- *t*_{ESBWEH} added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.