

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	246
Number of Gates	263000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100efi324-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Feature	APEX 20K Devices	APEX 20KE Devices
MultiCore system integration	Full support	Full support
SignalTap logic analysis	Full support	Full support
32/64-Bit, 33-MHz PCI	Full compliance in -1, -2 speed grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V V _{CCIO} V _{CCIO} selected for device Certain devices are 5.0-V tolerant	1.8-V, 2.5-V, or 3.3-V V _{CCIO} V _{CCIO} selected block-by-block 5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction 2× and 4× clock multiplication	Clock delay reduction $m/(n \times v)$ or $m/(n \times k)$ clock multiplication Drive ClockLock output off-chip External clock feedback ClockShift LVDS support Up to four PLLs ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O 3.3-V PCI Low-voltage complementary metal-oxide semiconductor (LVCMOS) Low-voltage transistor-to-transistor logic (LVTTL)	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O 2.5-V I/O 3.3-V PCI and PCI-X 3.3-V Advanced Graphics Port (AGP) Center tap terminated (CTT) GTL+ LVCMOS LVTTL True-LVDS and LVPECL data pins (in EP20K300E and larger devices) LVDS and LVPECL signaling (in all BGA and FineLine BGA devices) LVDS and LVPECL data pins up to 156 Mbps (in -1 speed grade devices) HSTL Class I PCI-X SSTL-2 Class I and II SSTL-3 Class I and II
Memory support	Dual-port RAM FIFO RAM ROM	CAM Dual-port RAM FIFO RAM ROM

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.


The Quartus II software provides NativeLink interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture.

APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

MegaLAB Structure

APEX 20K devices are constructed from a series of MegaLABTM structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.


Figure 2. MegaLAB Structure



Logic Element

The LE, the smallest unit of logic in the APEX 20K architecture, is compact and provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable register and carry and cascade chains. Each LE drives the local interconnect, MegaLAB interconnect, and FastTrack Interconnect routing structures. See Figure 5.

Figure 5. APEX 20K Logic Element



Each LE's programmable register can be configured for D, T, JK, or SR operation. The register's clock and clear control signals can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the register is bypassed and the output of the LUT drives the outputs of the LE.




Figure 6. APEX 20K Carry Chain

Source	Destination										
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect		
Row I/O Pin					✓	✓	✓	✓			
Column I/O Pin								✓	√ (1)		
LE					✓	✓	✓	✓			
ESB					✓	✓	✓	✓			
Local Interconnect	✓	✓	✓	✓							
MegaLAB Interconnect					~						
Row FastTrack Interconnect						✓		✓			
Column						✓	✓				
FastTrack Interconnect											
FastRow Interconnect					✓ (1)						

Note to Table 9:

(1) This connection is supported in APEX 20KE devices only.

Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.





Figure 27. Row IOE Connection to the Interconnect

Figure 28 shows how a column IOE connects to the interconnect.


Figure 28. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

Figure 32. APEX 20K AC Test Conditions Note (1)




Note to Figure 32:

(1) Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Operating Conditions

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

Table 2	3. APEX 20K 5.0-V Tolerant L	Device Absolute Maximum Ratings N	otes (1), (2)		
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage	With respect to ground (3)	-0.5	3.6	V
V _{CCIO}			-0.5	4.6	V
V _I	DC input voltage		-2.0	5.75	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	° C
T _{AMB}	Ambient temperature	Under bias	-65	135	° C
TJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	° C
		Ceramic PGA packages, under bias		150	°C



8

4 2

0.5

Figure 35 shows the output drive characteristics of APEX 20KE devices.

Note to Figure 35:

(1) These are transient (AC) currents.

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Vo Output Voltage (V)

IOH

2.0

All specifications are always representative of worst-case supply voltage and junction temperature conditions. All output-pin-timing specifications are reported for maximum driver strength.

Figure 36 shows the f_{MAX} timing model for APEX 20K devices.




Figure 37 shows the f_{MAX} timing model for APEX 20KE devices. These parameters can be used to estimate f_{MAX} for multiple levels of logic. Quartus II software timing analysis should be used for more accurate timing information.

Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

Table 49. EP2	OK30E f _{MAX} L	E Timing Micr	oparameters				
Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{SU}	0.01		0.02		0.02		ns
t _H	0.11		0.16		0.23		ns
t _{CO}		0.32		0.45		0.67	ns
t _{LUT}		0.85		1.20		1.77	ns

Symbol	-	1	-	-2		-3	
	Min	Max	Min	Max	Min	Max	
t _{CH}	0.55		0.78		1.15		ns
t _{CL}	0.55		0.78		1.15		ns
t _{CLRP}	0.22		0.31		0.46		ns
t _{PREP}	0.22		0.31		0.46		ns
t _{ESBCH}	0.55		0.78		1.15		ns
t _{ESBCL}	0.55		0.78		1.15		ns
t _{ESBWP}	1.43		2.01		2.97		ns
t _{ESBRP}	1.15		1.62		2.39		ns

Symbol		-1		-2		-3	
	Min	Max	Min	Max	Min	Max	
t _{INSU}	2.02		2.13		2.24		ns
t _{INH}	0.00		0.00		0.00		ns
t _{outco}	2.00	4.88	2.00	5.36	2.00	5.88	ns
t _{INSUPLL}	2.11		2.23		=		ns
t _{INHPLL}	0.00		0.00		=		ns
t _{OUTCOPLL}	0.50	2.60	0.50	2.88	-	-	ns

Symbol	-1		-	2	-	Unit	
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	1.85		1.77		1.54		ns
t _{INHBIDIR}	0.00		0.00		0.00		ns
toutcobidir	2.00	4.88	2.00	5.36	2.00	5.88	ns
t _{XZBIDIR}		7.48		8.46		9.83	ns
t _{ZXBIDIR}		7.48		8.46		9.83	ns
t _{INSUBIDIRPLL}	4.12		4.24		-		ns
t _{INHBIDIRPLL}	0.00		0.00		-		ns
t _{OUTCOBIDIRPLL}	0.50	2.60	0.50	2.88	-	-	ns
t _{XZBIDIRPLL}		5.21		5.99		-	ns
tzxbidirpll		5.21		5.99		-	ns

Tables 67 through 72 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

Table 67. EP2	Table 67. EP20K160E f _{MAX} LE Timing Microparameters											
Symbol	-1		-2		-3		Unit					
	Min	Max	Min	Max	Min	Max	1					
t _{SU}	0.22		0.24		0.26		ns					
t _H	0.22		0.24		0.26		ns					
t _{CO}		0.25		0.31		0.35	ns					
t _{LUT}		0.69		0.88		1.12	ns					

Symbol	-	1		2	-;	3	Unit
	Min	Max	Min	Max	Min	Max	1
t _{ESBARC}		1.68		2.06		2.24	ns
t _{ESBSRC}		2.27		2.77		3.18	ns
t _{ESBAWC}		3.10		3.86		4.50	ns
t _{ESBSWC}		2.90		3.67		4.21	ns
t _{ESBWASU}	0.55		0.67		0.74		ns
t _{ESBWAH}	0.36		0.46		0.48		ns
t _{ESBWDSU}	0.69		0.83		0.95		ns
t _{ESBWDH}	0.36		0.46		0.48		ns
t _{ESBRASU}	1.61		1.90		2.09		ns
t _{ESBRAH}	0.00		0.00		0.01		ns
t _{ESBWESU}	1.42		1.71		2.01		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.06		-0.07		0.05		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.11		0.13		0.31		ns
t _{ESBRADDRSU}	0.18		0.23		0.39		ns
t _{ESBDATACO1}		1.09		1.35		1.51	ns
t _{ESBDATACO2}		2.19		2.75		3.22	ns
t _{ESBDD}		2.75		3.41		4.03	ns
t _{PD}		1.58		1.97		2.33	ns
t _{PTERMSU}	1.00		1.22		1.51		ns
t _{PTERMCO}		1.10		1.37		1.09	ns

Table 75. EP2	Table 75. EP20K200E f _{MAX} Routing Delays											
Symbol	-	1	-2		-3		Unit					
	Min	Max	Min	Max	Min	Max						
t _{F1-4}		0.25		0.27		0.29	ns					
t _{F5-20}		1.02		1.20		1.41	ns					
t _{F20+}		1.99		2.23		2.53	ns					

Table 76. EP20K200E Minimum Pulse Width Timing Parameters										
Symbol		-1		-2		-3				
	Min	Max	Min	Max	Min	Max				
t _{CH}	1.36		2.44		2.65		ns			
t _{CL}	1.36		2.44		2.65		ns			
t _{CLRP}	0.18		0.19		0.21		ns			
t _{PREP}	0.18		0.19		0.21		ns			
t _{ESBCH}	1.36		2.44		2.65		ns			
t _{ESBCL}	1.36		2.44		2.65		ns			
t _{ESBWP}	1.18		1.48		1.76		ns			
t _{ESBRP}	0.95		1.17		1.41		ns			

Symbol	-	1	-	2	-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSU}	2.24		2.35		2.47		ns
t _{INH}	0.00		0.00		0.00		ns
t _{outco}	2.00	5.12	2.00	5.62	2.00	6.11	ns
t _{INSUPLL}	2.13		2.07		-		ns
t _{INHPLL}	0.00		0.00		-		ns
t _{OUTCOPLL}	0.50	3.01	0.50	3.36	-	-	ns

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.79		2.44		3.25	ns
t _{ESBSRC}		2.40		3.12		4.01	ns
t _{ESBAWC}		3.41		4.65		6.20	ns
t _{ESBSWC}		3.68		4.68		5.93	ns
t _{ESBWASU}	1.55		2.12		2.83		ns
t _{ESBWAH}	0.00		0.00		0.00		ns
t _{ESBWDSU}	1.71		2.33		3.11		ns
t _{ESBWDH}	0.00		0.00		0.00		ns
t _{ESBRASU}	1.72		2.34		3.13		ns
t _{ESBRAH}	0.00		0.00		0.00		ns
t _{ESBWESU}	1.63		2.36		3.28		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	0.07		0.39		0.80		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.27		0.67		1.17		ns
t _{ESBRADDRSU}	0.34		0.75		1.28		ns
t _{ESBDATACO1}		1.03		1.20		1.40	ns
t _{ESBDATACO2}		2.33		3.18		4.24	ns
t _{ESBDD}		3.41		4.65		6.20	ns
t _{PD}		1.68		2.29		3.06	ns
t _{PTERMSU}	0.96		1.48		2.14		ns
t _{PTERMCO}		1.05		1.22		1.42	ns

Table 81. EP2	Table 81. EP20K300E f _{MAX} Routing Delays									
Symbol	-	1		2	-	Unit				
	Min	Max	Min	Max	Min	Max	7			
t _{F1-4}		0.22		0.24		0.26	ns			
t _{F5-20}		1.33		1.43		1.58	ns			
t _{F20+}		3.63		3.93		4.35	ns			

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.67		1.91		1.99	ns
t _{ESBSRC}		2.30		2.66		2.93	ns
t _{ESBAWC}		3.09		3.58		3.99	ns
t _{ESBSWC}		3.01		3.65		4.05	ns
t _{ESBWASU}	0.54		0.63		0.65		ns
t _{ESBWAH}	0.36		0.43		0.42		ns
t _{ESBWDSU}	0.69		0.77		0.84		ns
t _{ESBWDH}	0.36		0.43		0.42		ns
t _{ESBRASU}	1.61		1.77		1.86		ns
t _{ESBRAH}	0.00		0.00		0.01		ns
t _{ESBWESU}	1.35		1.47		1.61		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.18		-0.30		-0.27		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	-0.02		-0.11		-0.03		ns
t _{ESBRADDRSU}	0.06		-0.01		-0.05		ns
t _{ESBDATACO1}		1.16		1.40		1.54	ns
t _{ESBDATACO2}		2.18		2.55		2.85	ns
t _{ESBDD}		2.73		3.17		3.58	ns
t _{PD}		1.57		1.83		2.07	ns
t _{PTERMSU}	0.92		0.99		1.18		ns
t _{PTERMCO}		1.18		1.43		1.17	ns

Symbol	-1 Speed	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	7
t _{CH}	1.25		1.43		1.67		ns
t _{CL}	1.25		1.43		1.67		ns
t _{CLRP}	0.20		0.20		0.20		ns
t _{PREP}	0.20		0.20		0.20		ns
t _{ESBCH}	1.25		1.43		1.67		ns
t _{ESBCL}	1.25		1.43		1.67		ns
t _{ESBWP}	1.28		1.51		1.65		ns
t _{ESBRP}	1.11		1.29		1.41		ns

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSU}	3.09		3.30		3.58		ns
t _{INH}	0.00		0.00		0.00		ns
t _{OUTCO}	2.00	6.18	2.00	6.81	2.00	7.36	ns
t _{INSUPLL}	1.94		2.08		-		ns
t _{INHPLL}	0.00		0.00		-		ns
t _{OUTCOPLL}	0.50	2.67	0.50	2.99	-	-	ns

Revision History

The information contained in the *APEX 20K Programmable Logic Device Family Data Sheet* version 5.1 supersedes information published in previous versions.

Version 5.1

APEX 20K Programmable Logic Device Family Data Sheet version 5.1 contains the following changes:

- In version 5.0, the VI input voltage spec was updated in Table 28 on page 63.
- In version 5.0, *Note* (5) to Tables 27 through 30 was revised.
- Added *Note* (2) to Figure 21 on page 33.

Version 5.0

APEX 20K Programmable Logic Device Family Data Sheet version 5.0 contains the following changes:

- Updated Tables 23 through 26. Removed 2.5-V operating condition tables because all APEX 20K devices are now 5.0-V tolerant.
- Updated conditions in Tables 33, 38 and 39.
- Updated data for t_{ESBDATAH} parameter.

Version 4.3

APEX 20K Programmable Logic Device Family Data Sheet version 4.3 contains the following changes:

- Updated Figure 20.
- Updated *Note* (2) to Table 13.
- Updated notes to Tables 27 through 30.

Version 4.2

APEX 20K Programmable Logic Device Family Data Sheet version 4.2 contains the following changes:

- Updated Figure 29.
- Updated *Note* (1) to Figure 29.