E·XFL

Intel - EP20K100ETC144-1X Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	92
Number of Gates	263000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100etc144-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Description

APEX[™] 20K devices are the first PLDs designed with the MultiCore architecture, which combines the strengths of LUT-based and productterm-based devices with an enhanced memory structure. LUT-based logic provides optimized performance and efficiency for data-path, registerintensive, mathematical, or digital signal processing (DSP) designs. Product-term-based logic is optimized for complex combinatorial paths, such as complex state machines. LUT- and product-term-based logic combined with memory functions and a wide variety of MegaCore and AMPP functions make the APEX 20K device architecture uniquely suited for system-on-a-programmable-chip designs. Applications historically requiring a combination of LUT-, product-term-, and memory-based devices can now be integrated into one APEX 20K device.

APEX 20KE devices are a superset of APEX 20K devices and include additional features such as advanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry. In addition, APEX 20KE devices extend the APEX 20K family to 1.5 million gates. APEX 20KE devices are denoted with an "E" suffix in the device name (e.g., the EP20K1000E device is an APEX 20KE device). Table 8 compares the features included in APEX 20K and APEX 20KE devices.

Feature	APEX 20K Devices	APFX 20KF Devices
32/64-Bit, 33-MHz PCI	grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V V _{CCIO}	1.8-V, 2.5-V, or 3.3-V V _{CCIO}
	V _{CCIO} selected for device	V _{CCIO} selected block-by-block
	Certain devices are 5.0-V tolerant	5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction	Clock delay reduction
	2× and 4× clock multiplication	$m/(n \times v)$ or $m/(n \times k)$ clock multiplication
		Drive ClockLock output off-chip
		External clock feedback
		ClockShift
		LVDS support
		Up to four PLLs
		ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O
	3.3-V PCI	2.5-V I/O
	Low-voltage complementary	3.3-V PCI and PCI-X
	metal-oxide semiconductor	3.3-V Advanced Graphics Port (AGP)
	(LVCMOS)	Center tap terminated (CTT)
	Low-voltage transistor-to-transistor	GTL+
	logic (LVTTL)	LVCMOS
		True-LVDS and LVPECL data pins
		(In EP20K300E and larger devices)
		LVDS and LVPECL signaling (in all BGA
		and FineLine BGA devices)
		LVDS and LVPECL data pins up to
		156 Mbps (III - I speed grade devices)
		SSTL-3 Class Land II
Memory support	Dual-port BAM	CAM
	FIFO	Dual-port BAM
	BAM	FIFO
	BOM	BAM
		ROM

Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.



Figure 7. APEX 20K Cascade Chain



Figure 14. APEX 20K Macrocell

For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.



Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



Figure 21. ESB in Input/Output Clock Mode

Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Altera Corporation



Figure 22. ESB in Single-Port Mode Note (1)

Notes to Figure 22:

All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.
 APEX 20KE devices have four dedicated clocks.

Content-Addressable Memory

In APEX 20KE devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.



For more information on APEX 20KE devices and CAM, see *Application* Note 119 (Implementing High-Speed Search Applications with APEX CAM).

Driving Signals to the ESB

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.





(1) APEX 20KE devices have four dedicated clocks.

An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack Interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.

Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V_{CCINT} level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support								
V _{CCIO} (V)	Input Signals (V) Output Signals ((V)		
	2.5	3.3	5.0	2.5	3.3	5.0		
2.5	\checkmark	√ (1)	✓(1)	~				
3.3	\checkmark	 Image: A second s	√ (1)	√ (2)	>	 Image: A set of the set of the		

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}.
- (2) When $V_{CCIO} = 3.3 \text{ V}$, an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

Clock Phase & Delay Adjustment

The APEX 20KE ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

LVDS Support

Two PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 megabits per second (Mbps) LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400E and larger devices for high-speed LVDS interfacing.

Lock Signals

The APEX 20KE ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the APEX 20K ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. In APEX 20KE devices, the clock input standard is programmable, so the PLL cannot respond to the clock until the device is configured. The PLL locks onto the input clock as soon as configuration is complete. Figure 30 shows the incoming and generated clock specifications.

For more information on ClockLock and ClockBoost circuitry, see Application Note 115: Using the ClockLock and ClockBoost PLL Features in APEX Devices.

Notes to Table 16:

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f_{CLKDEV}* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{IITTER} specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

Table 17. APEX 20KE ClockLock & ClockBoost Parameters Note (1)									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
t _R	Input rise time				5	ns			
t _F	Input fall time				5	ns			
t _{INDUTY}	Input duty cycle		40		60	%			
t _{INJITTER}	Input jitter peak-to-peak				2% of input period	peak-to- peak			
	Jitter on ClockLock or ClockBoost- generated clock				0.35% of output period	RMS			
t _{outduty}	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%			
t _{LOCK} <i>(2)_, (3)</i>	Time required for ClockLock or ClockBoost to acquire lock				40	μs			

Table 2	Table 24. APEX 20K 5.0-V Tolerant Device Recommended Operating Conditions Note (2)								
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CCINT}	Supply voltage for internal logic and input buffers	(4), (5)	2.375 (2.375)	2.625 (2.625)	V				
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(4), (5)	3.00 (3.00)	3.60 (3.60)	V				
	Supply voltage for output buffers, 2.5-V operation	(4), (5)	2.375 (2.375)	2.625 (2.625)	V				
VI	Input voltage	(3), (6)	-0.5	5.75	V				
Vo	Output voltage		0	V _{CCIO}	V				
ТJ	Junction temperature	For commercial use	0	85	°C				
		For industrial use	-40	100	°C				
t _R	Input rise time			40	ns				
t _F	Input fall time			40	ns				

Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 1 of 2) Notes (2), (7), (8)									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V _{IH}	High-level input voltage		1.7, 0.5 × V _{CCIO} (9)		5.75	V			
V _{IL}	Low-level input voltage		-0.5		$0.8, 0.3 \times V_{CCIO}$	V			
V _{OH}	3.3-V high-level TTL output voltage	I _{OH} = -8 mA DC, V _{CCIO} = 3.00 V <i>(10)</i>	2.4			V			
	3.3-V high-level CMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V <i>(10)</i>	V _{CCIO} – 0.2			V			
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (10)	$0.9 \times V_{CCIO}$			V			
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V <i>(10)</i>	2.1			V			
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V (10)	2.0			V			
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$	1.7			V			

Table 26. APEX 20K 5.0-V Tolerant Device Capacitance Notes (2), (14)									
Symbol	Parameter	Conditions	Min	Max	Unit				
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF				
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF				
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF				

Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are (6) powered.
- (7)Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 33 on page 68.
- (10) The I_{OH} parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO} .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Table 2	Table 27. APEX 20KE Device Absolute Maximum Ratings Note (1)								
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	2.5	V				
V _{CCIO}			-0.5	4.6	V				
VI	DC input voltage		-0.5	4.6	V				
I _{OUT}	DC output current, per pin		-25	25	mA				
T _{STG}	Storage temperature	No bias	-65	150	°C				
T _{AMB}	Ambient temperature	Under bias	-65	135	°C				
ΤJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C				
		Ceramic PGA packages, under bias		150	°C				

P

For DC Operating Specifications on APEX 20KE I/O standards, please refer to *Application Note 117 (Using Selectable I/O Standards in Altera Devices).*

Table 30. APEX 20KE Device Capacitance Note (15)								
Symbol	Parameter	Conditions	Min	Max	Unit			
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF			
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF			
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF			

Notes to Tables 27 through 30:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to the voltage shown in the following table based on input duty cycle for input currents less than 100 mA. The overshoot is dependent upon duty cycle of the signal. The DC case is equivalent to 100% duty cycle.

Vin	Max. Duty Cycle
4.0V	100% (DC)
4.1	90%

- 4.2 50%
- 4.3 30%
- 4.4 17%
- 4.5 10%
- (6) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (7) Typical values are for $T_A = 25^\circ$ C, $V_{CCINT} = 1.8$ V, and $V_{CCIO} = 1.8$ V, 2.5 V or 3.3 V.
- (8) These values are specified under the APEX 20KE device recommended operating conditions, shown in Table 24 on page 60.
- (9) Refer to Application Note 117 (Using Selectable I/O Standards in Altera Devices) for the V_{IH}, V_{IL}, V_{OH}, V_{OL}, and I_I parameters when VCCIO = 1.8 V.
- (10) The APEX 20KE input buffers are compatible with 1.8-V, 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant. Input buffers also meet specifications for GTL+, CTT, AGP, SSTL-2, SSTL-3, and HSTL.
- (11) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (12) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (13) This value is specified for normal device operation. The value may vary during power-up.
- (14) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO}.
- (15) Capacitance is sample-tested only.

Figure 33 shows the relationship between $\rm V_{CCIO}$ and $\rm V_{CCINT}$ for 3.3-V PCI compliance on APEX 20K devices.

Table 46. EP20K200 External Bidirectional Timing Parameters									
Symbol	-1 Spee	d Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR} (1)	1.9		2.3		2.6		ns		
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns		
t _{OUTCOBIDIR} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns		
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns		
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns		
t _{INSUBIDIR} (2)	1.1		1.2		-		ns		
t _{INHBIDIR} (2)	0.0		0.0		-		ns		
t _{OUTCOBIDIR} (2)	0.5	2.7	0.5	3.1	-	-	ns		
t _{XZBIDIR} (2)		4.3		5.0		-	ns		
t _{ZXBIDIR} (2)		4.3		5.0		-	ns		

Table 47. EP20K400 External Timing Parameters

Symbol	ol -1 Speed Grade		-2 Speed Grade		-3 Speed	Unit		
	Min	Max	Min	Max	Min	Max		
t _{INSU} (1)	1.4		1.8		2.0		ns	
t _{INH} (1)	0.0		0.0		0.0		ns	
t _{OUTCO} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns	
t _{INSU} (2)	0.4		1.0		-		ns	
t _{INH} (2)	0.0		0.0		-		ns	
t _{OUTCO} (2)	0.5	3.1	0.5	4.1	-	-	ns	

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.4		1.8		2.0		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{XZBIDIR} (1)		7.3		8.9		10.3	ns
t _{ZXBIDIR} (1)		7.3		8.9		10.3	ns
t _{INSUBIDIR} (2)	0.5		1.0		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (2)	0.5	3.1	0.5	4.1	-	-	ns
t _{XZBIDIR} (2)		6.2		7.6		-	ns
t _{ZXBIDIR} (2)		6.2		7.6		_	ns

Altera Corporation

Table 50. EP20k	(30E f _{MAX} ESB	Timing Micro	parameters				
Symbol		-1		-2	-	3	Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		2.03		2.86		4.24	ns
t _{ESBSRC}		2.58		3.49		5.02	ns
t _{ESBAWC}		3.88		5.45		8.08	ns
t _{ESBSWC}		4.08		5.35		7.48	ns
t _{ESBWASU}	1.77		2.49		3.68		ns
t _{ESBWAH}	0.00		0.00		0.00		ns
t _{ESBWDSU}	1.95		2.74		4.05		ns
t _{ESBWDH}	0.00		0.00		0.00		ns
t _{ESBRASU}	1.96		2.75		4.07		ns
t _{ESBRAH}	0.00		0.00		0.00		ns
t _{ESBWESU}	1.80		2.73		4.28		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	0.07		0.48		1.17		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.30		0.80		1.64		ns
t _{ESBRADDRSU}	0.37		0.90		1.78		ns
t _{ESBDATACO1}		1.11		1.32		1.67	ns
t _{ESBDATACO2}		2.65		3.73		5.53	ns
t _{ESBDD}		3.88		5.45		8.08	ns
t _{PD}		1.91		2.69		3.98	ns
t _{PTERMSU}	1.04		1.71		2.82		ns
t _{PTERMCO}		1.13		1.34		1.69	ns

Table 51. EP20K30E f_{MAX} Routing Delays

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{F1-4}		0.24		0.27		0.31	ns
t _{F5-20}		1.03		1.14		1.30	ns
t _{F20+}		1.42		1.54		1.77	ns

Table 62. EP20k	(100E f _{MAX} ESE	B Timing Micr	oparameters	1			
Symbol	-	1		-2	-;	3	Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.61		1.84		1.97	ns
t _{ESBSRC}		2.57		2.97		3.20	ns
t _{ESBAWC}		0.52		4.09		4.39	ns
t _{ESBSWC}		3.17		3.78		4.09	ns
t _{ESBWASU}	0.56		6.41		0.63		ns
t _{ESBWAH}	0.48		0.54		0.55		ns
t _{ESBWDSU}	0.71		0.80		0.81		ns
t _{ESBWDH}	.048		0.54		0.55		ns
t _{ESBRASU}	1.57		1.75		1.87		ns
t _{ESBRAH}	0.00		0.00		0.20		ns
t _{ESBWESU}	1.54		1.72		1.80		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.16		-0.20		-0.20		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.12		0.08		0.13		ns
t _{ESBRADDRSU}	0.17		0.15		0.19		ns
t _{ESBDATACO1}		1.20		1.39		1.52	ns
t _{ESBDATACO2}		2.54		2.99		3.22	ns
t _{ESBDD}		3.06		3.56		3.85	ns
t _{PD}		1.73		2.02		2.20	ns
t _{PTERMSU}	1.11		1.26		1.38		ns
t _{PTERMCO}		1.19		1.40		1.08	ns

Table 63. EP20K100E f _{MAX} Routing Delays										
Symbol	-1			-2		-3				
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.24		0.27		0.29	ns			
t _{F5-20}		1.04		1.26		1.52	ns			
t _{F20+}		1.12		1.36		1.86	ns			

Table 69. EP20K160E f _{MAX} Routing Delays											
Symbol	-1			-2		3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{F1-4}		0.25		0.26		0.28	ns				
t _{F5-20}		1.00		1.18		1.35	ns				
t _{F20+}		1.95		2.19		2.30	ns				

Symbol	-	1	-	-2		1	Unit
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.34		1.43		1.55		ns
t _{CL}	1.34		1.43		1.55		ns
t _{CLRP}	0.18		0.19		0.21		ns
t _{PREP}	0.18		0.19		0.21		ns
t _{ESBCH}	1.34		1.43		1.55		ns
t _{ESBCL}	1.34		1.43		1.55		ns
t _{ESBWP}	1.15		1.45		1.73		ns
t _{ESBRP}	0.93		1.15		1.38		ns

Table 71. EP20K160E External Timing Parameters											
Symbol	-1			-2	-3	-3					
	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.23		2.34		2.47		ns				
t _{INH}	0.00		0.00		0.00		ns				
t _{outco}	2.00	5.07	2.00	5.59	2.00	6.13	ns				
t _{insupll}	2.12		2.07		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
t _{outcopll}	0.50	3.00	0.50	3.35	-	-	ns				

Table 80. EP20K	Table 80. EP20K300E f _{MAX} ESB Timing Microparameters											
Symbol	-	1		-2		3	Unit					
	Min	Max	Min	Max	Min	Max						
t _{ESBARC}		1.79		2.44		3.25	ns					
t _{ESBSRC}		2.40		3.12		4.01	ns					
t _{ESBAWC}		3.41		4.65		6.20	ns					
t _{ESBSWC}		3.68		4.68		5.93	ns					
t _{ESBWASU}	1.55		2.12		2.83		ns					
t _{ESBWAH}	0.00		0.00		0.00		ns					
t _{ESBWDSU}	1.71		2.33		3.11		ns					
t _{ESBWDH}	0.00		0.00		0.00		ns					
t _{ESBRASU}	1.72		2.34		3.13		ns					
t _{ESBRAH}	0.00		0.00		0.00		ns					
t _{ESBWESU}	1.63		2.36		3.28		ns					
t _{ESBWEH}	0.00		0.00		0.00		ns					
t _{ESBDATASU}	0.07		0.39		0.80		ns					
t _{ESBDATAH}	0.13		0.13		0.13		ns					
t _{ESBWADDRSU}	0.27		0.67		1.17		ns					
t _{ESBRADDRSU}	0.34		0.75		1.28		ns					
t _{ESBDATACO1}		1.03		1.20		1.40	ns					
t _{ESBDATACO2}		2.33		3.18		4.24	ns					
t _{ESBDD}		3.41		4.65		6.20	ns					
t _{PD}		1.68		2.29		3.06	ns					
t _{PTERMSU}	0.96		1.48		2.14		ns					
t _{PTERMCO}		1.05		1.22		1.42	ns					

Table 81. EP20K300E f _{MAX} Routing Delays											
Symbol	-1			-2		3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{F1-4}		0.22		0.24		0.26	ns				
t _{F5-20}		1.33		1.43		1.58	ns				
t _{F20+}		3.63		3.93		4.35	ns				

Altera Corporation

٦

Table 86. EP20k	Table 86. EP20K400E f _{MAX} ESB Timing Microparameters										
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Speed	d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{ESBARC}		1.67		1.91		1.99	ns				
t _{ESBSRC}		2.30		2.66		2.93	ns				
t _{ESBAWC}		3.09		3.58		3.99	ns				
t _{ESBSWC}		3.01		3.65		4.05	ns				
t _{ESBWASU}	0.54		0.63		0.65		ns				
t _{ESBWAH}	0.36		0.43		0.42		ns				
t _{ESBWDSU}	0.69		0.77		0.84		ns				
t _{ESBWDH}	0.36		0.43		0.42		ns				
t _{ESBRASU}	1.61		1.77		1.86		ns				
t _{ESBRAH}	0.00		0.00		0.01		ns				
t _{ESBWESU}	1.35		1.47		1.61		ns				
t _{ESBWEH}	0.00		0.00		0.00		ns				
t _{ESBDATASU}	-0.18		-0.30		-0.27		ns				
t _{ESBDATAH}	0.13		0.13		0.13		ns				
t _{ESBWADDRSU}	-0.02		-0.11		-0.03		ns				
t _{ESBRADDRSU}	0.06		-0.01		-0.05		ns				
t _{ESBDATACO1}		1.16		1.40		1.54	ns				
t _{ESBDATACO2}		2.18		2.55		2.85	ns				
t _{ESBDD}		2.73		3.17		3.58	ns				
t _{PD}		1.57		1.83		2.07	ns				
t _{PTERMSU}	0.92		0.99		1.18		ns				
t _{PTERMCO}		1.18		1.43		1.17	ns				