E·XFL

Intel - EP20K100ETC144-2N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	92
Number of Gates	263000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100etc144-2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Description

APEX[™] 20K devices are the first PLDs designed with the MultiCore architecture, which combines the strengths of LUT-based and productterm-based devices with an enhanced memory structure. LUT-based logic provides optimized performance and efficiency for data-path, registerintensive, mathematical, or digital signal processing (DSP) designs. Product-term-based logic is optimized for complex combinatorial paths, such as complex state machines. LUT- and product-term-based logic combined with memory functions and a wide variety of MegaCore and AMPP functions make the APEX 20K device architecture uniquely suited for system-on-a-programmable-chip designs. Applications historically requiring a combination of LUT-, product-term-, and memory-based devices can now be integrated into one APEX 20K device.

APEX 20KE devices are a superset of APEX 20K devices and include additional features such as advanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry. In addition, APEX 20KE devices extend the APEX 20K family to 1.5 million gates. APEX 20KE devices are denoted with an "E" suffix in the device name (e.g., the EP20K1000E device is an APEX 20KE device). Table 8 compares the features included in APEX 20K and APEX 20KE devices.

Feature	APEX 20K Devices	APFX 20KF Devices
32/64-Bit, 33-MHz PCI	grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V V _{CCIO}	1.8-V, 2.5-V, or 3.3-V V _{CCIO}
	V _{CCIO} selected for device	V _{CCIO} selected block-by-block
	Certain devices are 5.0-V tolerant	5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction	Clock delay reduction
	2× and 4× clock multiplication	$m/(n \times v)$ or $m/(n \times k)$ clock multiplication
		Drive ClockLock output off-chip
		External clock feedback
		ClockShift
		LVDS support
		Up to four PLLs
		ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O
	3.3-V PCI	2.5-V I/O
	Low-voltage complementary	3.3-V PCI and PCI-X
	metal-oxide semiconductor	3.3-V Advanced Graphics Port (AGP)
	(LVCMOS)	Center tap terminated (CTT)
	Low-voltage transistor-to-transistor	GTL+
	logic (LVTTL)	LVCMOS
		True-LVDS and LVPECL data pins
		(In EP20K300E and larger devices)
		LVDS and LVPECL signaling (in all BGA
		and FineLine BGA devices)
		LVDS and LVPECL data pins up to
		156 Mbps (III - I speed grade devices)
		SSTL-3 Class Land II
Memory support	Dual-port BAM	CAM
	FIFO	Dual-port BAM
	BAM	FIFO
	BOM	BAM
		ROM



Figure 6. APEX 20K Carry Chain

LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.





A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack Interconnect uses the local interconnect to drive LEs within MegaLAB structures.

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow[™] interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.



For more information on APEX 20KE devices and CAM, see *Application* Note 119 (Implementing High-Speed Search Applications with APEX CAM).

Driving Signals to the ESB

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.





(1) APEX 20KE devices have four dedicated clocks.

An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack Interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.

Figure 26. APEX 20KE Bidirectional I/O Registers N





Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2)									
Symbol	Parameter	Max	Unit						
t _{SKEW}	Skew delay between related ClockLock/ClockBoost-generated clocks		500	ps					
t _{JITTER}	Jitter on ClockLock/ClockBoost-generated clock (5)		200	ps					
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)		50	ps					

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps, t_{JITTER} is 250 ps.

Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Symbol	Parameter	Min	Max	Unit
f _{OUT}	Output frequency	25	170	MHz
f _{CLK1}	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	170	MHz
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication 16 80 factor equals 2)			
f _{CLK4}	Input clock frequency (ClockBoost clock multiplication factor equals 4)		34	MHz
t _{OUTDUTY}	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%
f _{CLKDEV}	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1)		25,000 (2)	PPM
t _R	Input rise time		5	ns
t _F	Input fall time		5	ns
t _{LOCK}	Time required for ClockLock/ ClockBoost to acquire lock (3)		10	μs
t _{SKEW}	Skew delay between related ClockLock/ ClockBoost- generated clock	related ClockLock/ ClockBoost- 500 500		ps
t _{JITTER}	Jitter on ClockLock/ ClockBoost-generated clock (4)		200	ps
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)		50	ps

Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices

Notes to Table 16:

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f_{CLKDEV}* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{IITTER} specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

Table 17. APEX 20KE ClockLock & ClockBoost Parameters Note (1)											
Symbol	Parameter	Conditions	Min	Тур	Max	Unit					
t _R	Input rise time				5	ns					
t _F	Input fall time				5	ns					
t _{INDUTY}	Input duty cycle		40		60	%					
t _{INJITTER}	Input jitter peak-to-peak				2% of input period	peak-to- peak					
	Jitter on ClockLock or ClockBoost- generated clock				0.35% of output period	RMS					
t _{outduty}	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%					
t _{LOCK} <i>(2)_, (3)</i>	Time required for ClockLock or ClockBoost to acquire lock				40	μs					

Table 18. APEX 20KE Clock Input & Output Parameters (Part 1 of 2) Note (1)							
Symbol	Parameter	I/O Standard	-1X Speed Grade		-2X Speed	l Grade	Units
			Min	Max	Min	Max	
f _{VCO} (4)	Voltage controlled oscillator operating range		200	500	200	500	MHz
f _{CLOCK0}	Clock0 PLL output frequency for internal use		1.5	335	1.5	200	MHz
f _{CLOCK1}	Clock1 PLL output frequency for internal use		20	335	20	200	MHz
f _{CLOCK0_EXT}	Output clock frequency for	3.3-V LVTTL	1.5	245	1.5	226	MHz
	external clock0 output	2.5-V LVTTL	1.5	234	1.5	221	MHz
		1.8-V LVTTL	1.5	223	1.5	216	MHz
		GTL+	1.5	205	1.5	193	MHz
		SSTL-2 Class I	1.5	158	1.5	157	MHz
		SSTL-2 Class II	1.5	142	1.5	142	MHz
		SSTL-3 Class I	1.5	166	1.5	162	MHz
		SSTL-3 Class II	1.5	149	1.5	146	MHz
		LVDS	1.5	420	1.5	350	MHz
f _{CLOCK1_EXT}	Output clock frequency for	3.3-V LVTTL	20	245	20	226	MHz
	external clock1 output	2.5-V LVTTL	20	234	20	221	MHz
		1.8-V LVTTL	20	223	20	216	MHz
		GTL+	20	205	20	193	MHz
		SSTL-2 Class I	20	158	20	157	MHz
		SSTL-2 Class II	20	142	20	142	MHz
		SSTL-3 Class I	20	166	20	162	MHz
		SSTL-3 Class II	20	149	20	146	MHz
		LVDS	20	420	20	350	MHz

Table 18. APEX 20KE Clock Input & Output Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	I/O Standard	-1X Spe	ed Grade	-2X Speed	Grade	Units				
			Min	Max	Min	Max					
f _{IN}	Input clock frequency	3.3-V LVTTL	1.5	290	1.5	257	MHz				
		2.5-V LVTTL	1.5	281	1.5	250	MHz				
		1.8-V LVTTL	1.5	272	1.5	243	MHz				
		GTL+	1.5	303	1.5	261	MHz				
		SSTL-2 Class I	1.5	291	1.5	253	MHz				
		SSTL-2 Class II	1.5	291	1.5	253	MHz				
		SSTL-3 Class I	1.5	300	1.5	260	MHz				
		SSTL-3 Class II	1.5	300	1.5	260	MHz				
		LVDS	1.5	420	1.5	350	MHz				

Notes to Tables 17 and 18:

 All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.

- (2) The maximum lock time is 40 µs or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz ð f_{VCO} ð 840 MHz for LVDS mode.

SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20K devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20K devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20K devices support the JTAG instructions shown in Table 19. Although EP20K1500E devices support the JTAG BYPASS and SignalTap instructions, they do not support boundary-scan testing or the use of the JTAG port for configuration.

Table 19. APEX 20K JTAG Instructions									
JTAG Instruction	Description								
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.								
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.								
BYPASS (1)	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.								
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO .								
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.								
ICR Instructions	Used when configuring an APEX 20K device via the JTAG port with a MasterBlaster TM or ByteBlasterMV TM download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.								
SignalTap Instructions (1)	Monitors internal device operation with the SignalTap embedded logic analyzer.								

Note to Table 19:

(1) The EP20K1500E device supports the JTAG BYPASS instruction and the SignalTap instructions.

Table 56. EP20K60E f _{MAX} ESB Timing Microparameters									
Symbol	-	·1		-2	-	-3			
	Min	Max	Min	Мах	Min	Max			
t _{ESBARC}		1.83		2.57		3.79	ns		
t _{ESBSRC}		2.46		3.26		4.61	ns		
t _{ESBAWC}		3.50		4.90		7.23	ns		
t _{ESBSWC}		3.77		4.90		6.79	ns		
t _{ESBWASU}	1.59		2.23		3.29		ns		
t _{ESBWAH}	0.00		0.00		0.00		ns		
t _{ESBWDSU}	1.75		2.46		3.62		ns		
t _{ESBWDH}	0.00		0.00		0.00		ns		
t _{ESBRASU}	1.76		2.47		3.64		ns		
t _{ESBRAH}	0.00		0.00		0.00		ns		
t _{ESBWESU}	1.68		2.49		3.87		ns		
t _{ESBWEH}	0.00		0.00		0.00		ns		
t _{ESBDATASU}	0.08		0.43		1.04		ns		
t _{ESBDATAH}	0.13		0.13		0.13		ns		
t _{ESBWADDRSU}	0.29		0.72		1.46		ns		
t _{ESBRADDRSU}	0.36		0.81		1.58		ns		
t _{ESBDATACO1}		1.06		1.24		1.55	ns		
t _{ESBDATACO2}		2.39		3.35		4.94	ns		
t _{ESBDD}		3.50		4.90		7.23	ns		
t _{PD}		1.72		2.41		3.56	ns		
t _{PTERMSU}	0.99		1.56		2.55		ns		
t _{PTERMCO}		1.07		1.26		1.08	ns		

Table 62. EP20K100E f _{MAX} ESB Timing Microparameters								
Symbol	-	1		-2	-;	3	Unit	
	Min	Max	Min	Max	Min	Max		
t _{ESBARC}		1.61		1.84		1.97	ns	
t _{ESBSRC}		2.57		2.97		3.20	ns	
t _{ESBAWC}		0.52		4.09		4.39	ns	
t _{ESBSWC}		3.17		3.78		4.09	ns	
t _{ESBWASU}	0.56		6.41		0.63		ns	
t _{ESBWAH}	0.48		0.54		0.55		ns	
t _{ESBWDSU}	0.71		0.80		0.81		ns	
t _{ESBWDH}	.048		0.54		0.55		ns	
t _{ESBRASU}	1.57		1.75		1.87		ns	
t _{ESBRAH}	0.00		0.00		0.20		ns	
t _{ESBWESU}	1.54		1.72		1.80		ns	
t _{ESBWEH}	0.00		0.00		0.00		ns	
t _{ESBDATASU}	-0.16		-0.20		-0.20		ns	
t _{ESBDATAH}	0.13		0.13		0.13		ns	
t _{ESBWADDRSU}	0.12		0.08		0.13		ns	
t _{ESBRADDRSU}	0.17		0.15		0.19		ns	
t _{ESBDATACO1}		1.20		1.39		1.52	ns	
t _{ESBDATACO2}		2.54		2.99		3.22	ns	
t _{ESBDD}		3.06		3.56		3.85	ns	
t _{PD}		1.73		2.02		2.20	ns	
t _{PTERMSU}	1.11		1.26		1.38		ns	
t _{PTERMCO}		1.19		1.40		1.08	ns	

Table 63. EP20K100E f _{MAX} Routing Delays										
Symbol	-1		-2		-3		Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.24		0.27		0.29	ns			
t _{F5-20}		1.04		1.26		1.52	ns			
t _{F20+}		1.12		1.36		1.86	ns			

Tables 67 through 72 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

Table 67. EP20K160E f _{MAX} LE Timing Microparameters											
Symbol	Symbol -1		-2		-	Unit					
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.22		0.24		0.26		ns				
t _H	0.22		0.24		0.26		ns				
t _{CO}		0.25		0.31		0.35	ns				
t _{LUT}		0.69		0.88		1.12	ns				

Table 76. EP20K200E Minimum Pulse Width Timing Parameters										
Symbol		1	-	-2	-3		Unit			
	Min	Max	Min	Max	Min	Max				
t _{CH}	1.36		2.44		2.65		ns			
t _{CL}	1.36		2.44		2.65		ns			
t _{CLRP}	0.18		0.19		0.21		ns			
t _{PREP}	0.18		0.19		0.21		ns			
t _{ESBCH}	1.36		2.44		2.65		ns			
t _{ESBCL}	1.36		2.44		2.65		ns			
t _{ESBWP}	1.18		1.48		1.76		ns			
t _{ESBRP}	0.95		1.17		1.41		ns			

Table 77. EP20K200E External Timing Parameters										
Symbol	-	1		-2	-:	3 Unit				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.24		2.35		2.47		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	5.12	2.00	5.62	2.00	6.11	ns			
t _{INSUPLL}	2.13		2.07		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t _{outcopll}	0.50	3.01	0.50	3.36	-	-	ns			

Table 80. EP20K300E f _{MAX} ESB Timing Microparameters									
Symbol	-	1	-2		-3		Unit		
	Min	Max	Min	Max	Min	Max			
t _{ESBARC}		1.79		2.44		3.25	ns		
t _{ESBSRC}		2.40		3.12		4.01	ns		
t _{ESBAWC}		3.41		4.65		6.20	ns		
t _{ESBSWC}		3.68		4.68		5.93	ns		
t _{ESBWASU}	1.55		2.12		2.83		ns		
t _{ESBWAH}	0.00		0.00		0.00		ns		
t _{ESBWDSU}	1.71		2.33		3.11		ns		
t _{ESBWDH}	0.00		0.00		0.00		ns		
t _{ESBRASU}	1.72		2.34		3.13		ns		
t _{ESBRAH}	0.00		0.00		0.00		ns		
t _{ESBWESU}	1.63		2.36		3.28		ns		
t _{ESBWEH}	0.00		0.00		0.00		ns		
t _{ESBDATASU}	0.07		0.39		0.80		ns		
t _{ESBDATAH}	0.13		0.13		0.13		ns		
t _{ESBWADDRSU}	0.27		0.67		1.17		ns		
t _{ESBRADDRSU}	0.34		0.75		1.28		ns		
t _{ESBDATACO1}		1.03		1.20		1.40	ns		
t _{ESBDATACO2}		2.33		3.18		4.24	ns		
t _{ESBDD}		3.41		4.65		6.20	ns		
t _{PD}		1.68		2.29		3.06	ns		
t _{PTERMSU}	0.96		1.48		2.14		ns		
t _{PTERMCO}		1.05		1.22		1.42	ns		

Table 81. EP20K300E f _{MAX} Routing Delays										
Symbol	-1			-2		3	Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.22		0.24		0.26	ns			
t _{F5-20}		1.33		1.43		1.58	ns			
t _{F20+}		3.63		3.93		4.35	ns			

Altera Corporation

Table 106. EP20K1500E Minimum Pulse Width Timing Parameters										
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed	Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{CH}	1.25		1.43		1.67		ns			
t _{CL}	1.25		1.43		1.67		ns			
t _{CLRP}	0.20		0.20		0.20		ns			
t _{PREP}	0.20		0.20		0.20		ns			
t _{ESBCH}	1.25		1.43		1.67		ns			
t _{ESBCL}	1.25		1.43		1.67		ns			
t _{ESBWP}	1.28		1.51		1.65		ns			
t _{ESBRP}	1.11		1.29		1.41		ns			

Table 107. EP20K1500E External Timing Parameters										
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Speed	Unit				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	3.09		3.30		3.58		ns			
t _{INH}	0.00		0.00		0.00		ns			
tоитсо	2.00	6.18	2.00	6.81	2.00	7.36	ns			
tINSUPLL	1.94		2.08		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t outcopll	0.50	2.67	0.50	2.99	-	-	ns			

Table 110. Selectable I/O Standard Output Delays										
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit			
	Min	Max	Min	Max	Min	Max	Min			
LVCMOS		0.00		0.00		0.00	ns			
LVTTL		0.00		0.00		0.00	ns			
2.5 V		0.00		0.09		0.10	ns			
1.8 V		2.49		2.98		3.03	ns			
PCI		-0.03		0.17		0.16	ns			
GTL+		0.75		0.75		0.76	ns			
SSTL-3 Class I		1.39		1.51		1.50	ns			
SSTL-3 Class II		1.11		1.23		1.23	ns			
SSTL-2 Class I		1.35		1.48		1.47	ns			
SSTL-2 Class II		1.00		1.12		1.12	ns			
LVDS		-0.48		-0.48		-0.48	ns			
CTT		0.00		0.00		0.00	ns			
AGP		0.00		0.00		0.00	ns			

Power Consumption

To estimate device power consumption, use the interactive power calculator on the Altera web site at **http://www.altera.com**.

Configuration & Operation

The APEX 20K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

Operating Modes

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to $\rm V_{\rm CCIO}$ by a built-in weak pull-up resistor.