
# E·XFL

# Intel - EP20K100ETC144-2X Datasheet



Welcome to E-XFL.COM

## Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

# Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	92
Number of Gates	263000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100etc144-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5. APEX 20K F	ineLine BGA Pack	age Options & I/C	O Count Note	s (1), (2)	
Device	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin
EP20K30E	93	128			
EP20K60E	93	196			
EP20K100		252			
EP20K100E	93	246			
EP20K160E			316		
EP20K200			382		
EP20K200E			376	376	
EP20K300E				408	
EP20K400				502 <i>(3)</i>	
EP20K400E				488 <i>(3)</i>	
EP20K600E				508 <i>(3)</i>	588
EP20K1000E				508 <i>(3)</i>	708
EP20K1500E					808

## Notes to Tables 4 and 5:

Г

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA) packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device Package Information Data Sheet* for detailed package size information.

Table 6. APEX 20	OK QFP, BGA & F	PGA Package S	izes			
Feature	144-Pin TQFP	208-Pin QFP	240-Pin QFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
Pitch (mm)	0.50	0.50	0.50	1.27	1.27	-
Area (mm <sup>2</sup> )	484	924	1,218	1,225	2,025	3,906
$\begin{array}{l} \text{Length} \times \text{Width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.4 × 30.4	34.9×34.9	35 × 35	45 × 45	62.5 × 62.5

Table 7. APEX 20K FineLine BGA Package Sizes						
Feature	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin	
Pitch (mm)	1.00	1.00	1.00	1.00	1.00	
Area (mm <sup>2</sup> )	169	361	529	729	1,089	
$\text{Length} \times \text{Width} \text{ (mm} \times \text{mm)}$	13 × 13	19×19	23 × 23	27 × 27	33 × 33	

1

APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

# **MegaLAB Structure**


APEX 20K devices are constructed from a series of MegaLAB<sup>TM</sup> structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





# Logic Element

The LE, the smallest unit of logic in the APEX 20K architecture, is compact and provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable register and carry and cascade chains. Each LE drives the local interconnect, MegaLAB interconnect, and FastTrack Interconnect routing structures. See Figure 5.



Each LE's programmable register can be configured for D, T, JK, or SR operation. The register's clock and clear control signals can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the register is bypassed and the output of the LUT drives the outputs of the LE.

# LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode


Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.

#### LAB-Wide Normal Mode (1) Clock Enable (2) Carry-In (3) Cascade-In LE-Out data1 data2 PRN 4-Input D Q LUT data3 LE-Out ENA data4 CLRN Cascade-Out LAB-Wide Arithmetic Mode Clock Enable (2) Carry-In Cascade-In LE-Out PRN data1 Q D 3-Input data2 LUT LE-Out ENA CLRN 3-Input LUT Cascade-Out Carry-Out

# Figure 8. APEX 20K LE Operating Modes





#### Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.




Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.



# Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



# Figure 21. ESB in Input/Output Clock Mode


#### Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

# Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

#### Altera Corporation



## Figure 22. ESB in Single-Port Mode Note (1)

#### Notes to Figure 22:

All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.
 APEX 20KE devices have four dedicated clocks.

# **Content-Addressable Memory**

In APEX 20KE devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.

Symbol	Parameter	I/O Standard	-1X Speed Grade		-2X Speed Grade		Units
			Min	Max	Min	Max	
f <sub>VCO</sub> (4)	Voltage controlled oscillator operating range		200	500	200	500	MHz
f <sub>CLOCK0</sub>	Clock0 PLL output frequency for internal use		1.5	335	1.5	200	MHz
f <sub>CLOCK1</sub>	Clock1 PLL output frequency for internal use		20	335	20	200	MHz
fCLOCK0_EXT	Output clock frequency for	3.3-V LVTTL	1.5	245	1.5	226	MHz
	external clock0 output	2.5-V LVTTL	1.5	234	1.5	221	MHz
		1.8-V LVTTL	1.5	223	1.5	216	MHz
		GTL+	1.5	205	1.5	193	MHz
		SSTL-2 Class I	1.5	158	1.5	157	MHz
		SSTL-2 Class II	1.5	142	1.5	142	MHz
		SSTL-3 Class I	1.5	166	1.5	162	MHz
		SSTL-3 Class II	1.5	149	1.5	146	MHz
		LVDS	1.5	420	1.5	350	MHz
f <sub>CLOCK1_EXT</sub>	Output clock frequency for	3.3-V LVTTL	20	245	20	226	MHz
	external clock1 output	2.5-V LVTTL	20	234	20	221	MHz
		1.8-V LVTTL	20	223	20	216	MHz
		GTL+	20	205	20	193	MHz
		SSTL-2 Class I	20	158	20	157	MHz
		SSTL-2 Class II	20	142	20	142	MHz
		SSTL-3 Class I	20	166	20	162	MHz
		SSTL-3 Class II	20	149	20	146	MHz
		LVDS	20	420	20	350	MHz

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20K devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20K devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20K devices support the JTAG instructions shown in Table 19. Although EP20K1500E devices support the JTAG BYPASS and SignalTap instructions, they do not support boundary-scan testing or the use of the JTAG port for configuration.

Table 19. APEX 20K J	FAG Instructions
JTAG Instruction	Description
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS (1)	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
ICR Instructions	Used when configuring an APEX 20K device via the JTAG port with a MasterBlaster <sup>™</sup> or ByteBlasterMV <sup>™</sup> download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.
SignalTap Instructions (1)	Monitors internal device operation with the SignalTap embedded logic analyzer.

# able 19 APFX 20K .ITAG Instruction

#### Note to Table 19:

(1) The EP20K1500E device supports the JTAG BYPASS instruction and the SignalTap instructions.

Device		IDCODE (32 Bits) (1)						
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer Identity (11 Bits)	<b>1 (1 Bit)</b> (2)				
EP20K30E	0000	1000 0000 0011 0000	000 0110 1110	1				
EP20K60E	0000	1000 0000 0110 0000	000 0110 1110	1				
EP20K100	0000	0000 0100 0001 0110	000 0110 1110	1				
EP20K100E	0000	1000 0001 0000 0000	000 0110 1110	1				
EP20K160E	0000	1000 0001 0110 0000	000 0110 1110	1				
EP20K200	0000	0000 1000 0011 0010	000 0110 1110	1				
EP20K200E	0000	1000 0010 0000 0000	000 0110 1110	1				
EP20K300E	0000	1000 0011 0000 0000	000 0110 1110	1				
EP20K400	0000	0001 0110 0110 0100	000 0110 1110	1				
EP20K400E	0000	1000 0100 0000 0000	000 0110 1110	1				
EP20K600E	0000	1000 0110 0000 0000	000 0110 1110	1				
EP20K1000E	0000	1001 0000 0000 0000	000 0110 1110	1				


#### 11- 04 00 04 4 ~

Notes to Table 21:

The most significant bit (MSB) is on the left. (1)

(2) The IDCODE's least significant bit (LSB) is always 1.

# Figure 31 shows the timing requirements for the JTAG signals.





**Altera Corporation** 

Table 2	8. APEX 20KE Device Recommende	ed Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	1.71 (1.71)	1.89 (1.89)	V
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
	Supply voltage for output buffers, 1.8-V operation	(3), (4)	1.71 (1.71)	1.89 (1.89)	V
VI	Input voltage	(5), (6)	-0.5	4.0	V
Vo	Output voltage		0	V <sub>CCIO</sub>	V
ТJ	Junction temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns






Figure 34 shows the typical output drive characteristics of APEX 20K devices with 3.3-V and 2.5-V V<sub>CCIO</sub>. The output driver is compatible with the 3.3-V *PCI Local Bus Specification, Revision 2.2* (when VCCIO pins are connected to 3.3 V). 5-V tolerant APEX 20K devices in the -1 speed grade are 5-V PCI compliant over all operating conditions.







**Altera Corporation** 

All specifications are always representative of worst-case supply voltage and junction temperature conditions. All output-pin-timing specifications are reported for maximum driver strength.

Figure 36 shows the  $f_{MAX}$  timing model for APEX 20K devices.




Figure 37 shows the  $f_{MAX}$  timing model for APEX 20KE devices. These parameters can be used to estimate  $f_{MAX}$  for multiple levels of logic. Quartus II software timing analysis should be used for more accurate timing information.

Table 36. APE	Table 36. APEX 20KE Routing Timing Microparameters         Note (1)					
Symbol	Parameter					
t <sub>F1-4</sub>	Fanout delay using Local Interconnect					
t <sub>F5-20</sub>	Fanout delay estimate using MegaLab Interconnect					
t <sub>F20+</sub>	Fanout delay estimate using FastTrack Interconnect					

#### Note to Table 36:

 These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

Table 37. APEX 20KE Functional Timing Microparameters				
Symbol	Parameter			
ТСН	Minimum clock high time from clock pin			
TCL	Minimum clock low time from clock pin			
TCLRP	LE clear Pulse Width			
TPREP	LE preset pulse width			
TESBCH	Clock high time for ESB			
TESBCL	Clock low time for ESB			
TESBWP	Write pulse width			
TESBRP	Read pulse width			

# Table 37. APEX 20KE Functional Timing Microparameters

Tables 38 and 39 describe the APEX 20KE external timing parameters.

Table 38. APEX	Table 38. APEX 20KE External Timing Parameters       Note (1)				
Symbol	Clock Parameter	Conditions			
t <sub>INSU</sub>	Setup time with global clock at IOE input register				
t <sub>INH</sub>	Hold time with global clock at IOE input register				
t <sub>оитсо</sub>	Clock-to-output delay with global clock at IOE output register	C1 = 10 pF			
t <sub>INSUPLL</sub>	Setup time with PLL clock at IOE input register				
t <sub>INHPLL</sub>	Hold time with PLL clock at IOE input register				
t <sub>OUTCOPLL</sub>	Clock-to-output delay with PLL clock at IOE output register	C1 = 10 pF			

Symbol	Parameter	Conditions
t <sub>INSUBIDIR</sub>	Setup time for bidirectional pins with global clock at LAB adjacent Input Register	
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at LAB adjacent Input Register	
<sup>t</sup> OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE output register	C1 = 10 pF
t <sub>XZBIDIR</sub>	Synchronous Output Enable Register to output buffer disable delay	C1 = 10 pF
t <sub>ZXBIDIR</sub>	Synchronous Output Enable Register output buffer enable delay	C1 = 10 pF
<sup>t</sup> INSUBIDIRPLL	Setup time for bidirectional pins with PLL clock at LAB adjacent Input Register	
t <sub>INHBIDIRPLL</sub>	Hold time for bidirectional pins with PLL clock at LAB adjacent Input Register	
<sup>t</sup> OUTCOBIDIRPLL	Clock-to-output delay for bidirectional pins with PLL clock at IOE output register	C1 = 10 pF
t <sub>XZBIDIRPLL</sub>	Synchronous Output Enable Register to output buffer disable delay with PLL	C1 = 10 pF
t <sub>ZXBIDIRPLL</sub>	Synchronous Output Enable Register output buffer enable delay with PLL	C1 = 10 pF

#### Note to Tables 38 and 39:

Г

(1) These timing parameters are sample-tested only.

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.68		2.06		2.24	ns
t <sub>ESBSRC</sub>		2.27		2.77		3.18	ns
t <sub>ESBAWC</sub>		3.10		3.86		4.50	ns
t <sub>ESBSWC</sub>		2.90		3.67		4.21	ns
t <sub>ESBWASU</sub>	0.55		0.67		0.74		ns
t <sub>ESBWAH</sub>	0.36		0.46		0.48		ns
t <sub>ESBWDSU</sub>	0.69		0.83		0.95		ns
t <sub>ESBWDH</sub>	0.36		0.46		0.48		ns
t <sub>ESBRASU</sub>	1.61		1.90		2.09		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns
t <sub>ESBWESU</sub>	1.42		1.71		2.01		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.06		-0.07		0.05		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.11		0.13		0.31		ns
t <sub>ESBRADDRSU</sub>	0.18		0.23		0.39		ns
t <sub>ESBDATACO1</sub>		1.09		1.35		1.51	ns
t <sub>ESBDATACO2</sub>		2.19		2.75		3.22	ns
t <sub>ESBDD</sub>		2.75		3.41		4.03	ns
t <sub>PD</sub>		1.58		1.97		2.33	ns
t <sub>PTERMSU</sub>	1.00		1.22		1.51		ns
t <sub>PTERMCO</sub>		1.10		1.37		1.09	ns

Table 75. EP20K200E f <sub>MAX</sub> Routing Delays									
Symbol	-	·1	-2		-3		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>F1-4</sub>		0.25		0.27		0.29	ns		
t <sub>F5-20</sub>		1.02		1.20		1.41	ns		
t <sub>F20+</sub>		1.99		2.23		2.53	ns		

Tables 85 through 90 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K400E APEX 20KE devices.

Table 85. EP20K400E f <sub>MAX</sub> LE Timing Microparameters									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>SU</sub>	0.23		0.23		0.23		ns		
t <sub>H</sub>	0.23		0.23		0.23		ns		
t <sub>CO</sub>		0.25		0.29		0.32	ns		
t <sub>LUT</sub>		0.70		0.83		1.01	ns		

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Мах	1
t <sub>CH</sub>	1.25		1.43		1.67		ns
t <sub>CL</sub>	1.25		1.43		1.67		ns
t <sub>CLRP</sub>	0.20		0.20		0.20		ns
t <sub>PREP</sub>	0.20		0.20		0.20		ns
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns
t <sub>ESBWP</sub>	1.28		1.51		1.65		ns
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns

Table 107. EP20K1500E External Timing Parameters								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	-	
tINSU	3.09		3.30		3.58		ns	
t <sub>INH</sub>	0.00		0.00		0.00		ns	
t <sub>outco</sub>	2.00	6.18	2.00	6.81	2.00	7.36	ns	
tINSUPLL	1.94		2.08		-		ns	
t <sub>INHPLL</sub>	0.00		0.00		-		ns	
t <sub>outcopll</sub>	0.50	2.67	0.50	2.99	-	-	ns	

# Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- *t*<sub>ESBWEH</sub> added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.